

Implementation of Ethernet, Aurora and their Integrated module for High Speed Serial Data Transmission using Xilinx EDK on Virtex-5 FPGA

Chaitanya Kumar N.V.N.S¹, Mir Mohammed Ali²

^{1,2}Mahaveer Institute of Science and Technology, Department of Electronics and Communication Engineering,
Hyderabad, Telangana, India
¹chaitanya.nvns[at]gmail.com
²mirmohammedali21[at]gmail.com

Abstract: This paper implements and establishes serial data transmission techniques like high speed Rocket IO (SERDES/MGT) and Gigabit-Ethernet, employing the architectural features of Virtex-5 FPGA. Ethernet and custom Aurora IP core are integrated to the processor in EDK (Embedded Development Kit) and the registers which are enabled in the custom Aurora IP core are accessed by Ethernet whose assigned data is sent on the Ethernet cable. By using this, the high speed serial data is transmitted at the rate of 1 Gbps for Ethernet, 3.125 Gbps for aurora respectively and 1 Gbps for integrated module of Ethernet and Aurora.

Keywords: FPGA, Integration of Ethernet and aurora, Aurora Protocol, Multi Gigabit Transceiver, EDK

1. Introduction

Parallel Data transmission technology has been one of the widely used techniques for transfer of digital data, in which parallel lines are used for transmitting and receiving data which would consume more resources and time when compared to serial transmission. So, Serial transmission technology is increasingly used for the transmission of digital data due to its improved signal integrity and high speed.

Field Programmable Gate Arrays (FPGAs) are the digital ICs that are reconfigurable as desired by the designer. That is, any portion of the system can be reconfigured at any time while the rest of the design is still working. Xilinx provides a lot of tools which will help the designers to configure the FPGAs more quickly and easily. With the advancement of FPGAs a new trend of implementing the microprocessors on the FPGAs has emerged in the design community. The ML507 board is such, which supports the embedded processor PowerPC. By configuring the embedded processor it is able to achieve the same transmission and reception speeds.

This paper describes how the data is transmitted serially at higher speeds using various protocols such as Aurora, Ethernet and the integration of Ethernet and Custom Aurora IP core to the processor so that the processor can access both the modules simultaneously and interconnects both Ethernet and Aurora to access each other.

2. Aurora Module

When transmitting and receiving data serially at higher speeds, a protocol has to be followed. Here, Aurora protocol is being utilized which is a physical link layer protocol that uses high speed serial lanes for transmission and reception. The protocol is open and can be implemented using XILINX FPGA technology which is used in applications requiring

simple, low-cost, high-rate, data channels. It is used to move data from point to point between devices using one or many transceivers. Aurora utilizes 8b/10b encoding scheme developed by IBM hence called- Aurora 8b/10b protocol where 8-bit words are translated into 10-bit symbols.




Figure 2.1 Block diagram of aurora module

The data transmission and reception in Rocket- IO uses Aurora protocol on Multi-Gigabit Transceivers (MGTs). A 32-bit data from a Virtex-5 evaluation board is transmitted to other board using Aurora protocol. Multi-Gigabit Transceivers present in the FPGA are configured using Aurora protocol and works at the clock rate of 125MHz (MGT clock). Aurora protocol converts the parallel data into serial data and vice versa (SERDES). The data from Aurora module is transmitted serially at the rate of 3.125 Gbps through an OFC cable which is looped back as transmission medium for high speed serial data transmission. The receiver module receives data serially and converts it to parallel form.

3. Ethernet Module

Ethernet is the dominant wired connectivity standard. The Xilinx Virtex-5 Ethernet media access controller (Ethernet MAC) block provides dedicated Ethernet functionality. The Ethernet MAC block is integrated into the FPGA as a hard block in Virtex-5 devices and is available in the Xilinx design environment as a library primitive, named TEMAC. The primitive contains a pair of 10/100/1000 Mbps Ethernet MACs.




Figure 3.1 Virtex-5 FPGA System with the XPS LL TEMAC as the DUT

The block diagram for Ethernet application requires Hard Ethernet MAC and DDR_SDRAM along with PowerPC 440 Processor for temporary storage purpose. And other peripherals to be selected are UARTlite, Block RAM and RS232 with suitable memory storage capacity in order to execute the Gigabit Ethernet using Xilinx EDK (Embedded Development Kit).

4. Integration of Ethernet and Custom Aurora IP core

The procedure of binding the Ethernet MAC and Aurora core to the Processor is known as Integration of Ethernet and Aurora. This makes the processor to control both the components simultaneously and interconnects these two peripherals with each other so that, both of them can access one another through the processor. The data present with the custom IP core can be ported onto the Ethernet MAC and is sent on the Ethernet cable to analyze the results. A simple block diagram is shown in figure 4.1 to indicate the above operation.




Figure 4.1: Block diagram of Integrated module

The process of integration is carried out in two steps. Initially Hard Ethernet MAC is configured with appropriate peripherals and then a custom IP core is created in EDK. After creating the core, it is instantiated according to the requirement and imported into EDK. After executing the task in EDK, the project is exported to the SDK (Software Development Kit) where the entire hardware portion can be operated with the help of software.




Figure 4.2 Exact block diagram of Ethernet and Aurora Integration

The precise block diagram of integration is given above which is created in the EDK. This depicts the accurate connections between all the necessary peripherals like PowerPC-Processor, DDR_SDRAM, Hard Ethernet MAC, Custom Aurora IP core, RS232- UARTlite and Block RAM. The yellow line is the Processor Local Bus (PLB) which connects the Processor with all other peripherals.

5. Implementation

Initially, Aurora and Ethernet are executed individually and then both are integrated to achieve the desired output. The implementation is classified in three sections as follows:

5.1 Aurora Implementation

Aurora core is generated in CORE Generator provided by Xilinx ISE. The Virtex-5 FPGA board can be configured for specific device, package and speed grade based on the requirements. The 32-bit data to be transmitted is effective if 4 lanes are used out of 16 lanes in the Aurora protocol for this configured FPGA board.

Main Parameters that are required to generate the core are Lane_up, Channel_up, Count signal along with Transmitting data (Tx_D) and Receiving data (Rx_D) signals. Once the 32-bit data is assigned for transmitting purpose, the same data flows continuously. A binary counter is designed with 32 bit width and it counts up to 32 and overflow occurs as VHDL code is written to generate the required output. Synthesis, simulation and implementation of the code are done using Xilinx ISim (ISim is an abbreviation for ISE

Simulator, an integrated HDL simulator used to simulate Xilinx FPGA and CPLD designs) and chip scope PRO analyzer. Tx_D and Rx_D signals are loop backed by using OFC with the help of Small Form factor Pluggable transceiver (SFP) which is a compact, hot-pluggable transceiver used for both telecommunication and data communications applications.

5.2 Ethernet Implementation

Ethernet is configured by enabling the Hard Ethernet MAC *xps_ll_temac* as the main component to the single-processor system in the Xilinx EDK. The single-processor system contains two types of processors in which one is hardcore and the other is softcore processor. A hardcore processor type- PowerPC with clock frequency 125.0MHz should be used in synchronous with bus clock frequency of 125.0MHz for optimal communication as Processor Local Bus (PLB) is preferred over AXI bus to interconnect the embedded design efficiently. DDR_SDRAM for temporary storage purpose along with other peripherals such as UARTlite, Block RAM and RS232 with suitable memory storage capacity are utilized in-order to execute the Gigabit Ethernet using EDK.




Figure 5.1 Block Diagram of Ethernet Module

After successful generation of Ethernet Hardware in EDK, the entire project is exported and launched in Software Development Kit (SDK) in order to operate the hardware with the help of programming. In SDK, the desired code is written in the main.c file of the light weight internet protocol template and the FPGA is programmed.

5.3 Integration of Ethernet and Custom Aurora IP core Implementation

Initially for implementing the Integrated module, Ethernet module has to be generated as mentioned in the section 5.2. Now, as Hard Ethernet MAC is generated, custom IP core has to be created to integrate both of them to the processor. To create the custom IP core, a new peripheral is generated with XPS project. After generating the necessary files, the custom IP core named as Aurora will appear in the IP

catalog under USER with an ice-cream symbol which denotes the custom core as shown in figure 5.2.




Figure 5.2: XPS IP catalog

And now, it is imported to the EDK after adding all the required files from the Aurora core. The imported peripheral has to be overwritten by HDL files. Once the importing part is completed, the custom aurora IP is added to the bus interface in the highlighted box of figure 5.3.

Name	Ports	Addresses	Bus Name	IP Type	IP Version
plb_v46_0				plb_v46	1.05.a
ppc440_0				ppc440_vtk0x5	1.01.a
xps_bram_f_0				bram_block	1.00.a
DDR2_SDRAM				ppc440m_ddr2	3.00.c
PPC440MC				ppc440m	
xps_bram_f_0_1				xps_bram_f_0_1	1.00.b
xps_irq_0				xps_irq	2.01.a
aurora_0				aurora	1.00.a
ppc440m_cntf				ppc440m_cntf	2.01.c
ppc440m_irq				ppc440m_irq	3.00.a
ppc440m_irq_0				ppc440m_irq_0	1.02.a
Hard Ethernet_MAC_0				Hard Ethernet_MAC_0	2.03.a
Hard Ethernet_MAC_1				Hard Ethernet_MAC_1	2.03.a
Hard Ethernet_MAC_2				Hard Ethernet_MAC_2	2.03.a
Hard Ethernet_MAC_3				Hard Ethernet_MAC_3	2.03.a
Hard Ethernet_MAC_4				Hard Ethernet_MAC_4	2.03.a
Hard Ethernet_MAC_5				Hard Ethernet_MAC_5	2.03.a
Hard Ethernet_MAC_6				Hard Ethernet_MAC_6	2.03.a
Hard Ethernet_MAC_7				Hard Ethernet_MAC_7	2.03.a
Hard Ethernet_MAC_8				Hard Ethernet_MAC_8	2.03.a
Hard Ethernet_MAC_9				Hard Ethernet_MAC_9	2.03.a
Hard Ethernet_MAC_10				Hard Ethernet_MAC_10	2.03.a
Hard Ethernet_MAC_11				Hard Ethernet_MAC_11	2.03.a
Hard Ethernet_MAC_12				Hard Ethernet_MAC_12	2.03.a
Hard Ethernet_MAC_13				Hard Ethernet_MAC_13	2.03.a
Hard Ethernet_MAC_14				Hard Ethernet_MAC_14	2.03.a
Hard Ethernet_MAC_15				Hard Ethernet_MAC_15	2.03.a
Hard Ethernet_MAC_16				Hard Ethernet_MAC_16	2.03.a
Hard Ethernet_MAC_17				Hard Ethernet_MAC_17	2.03.a
Hard Ethernet_MAC_18				Hard Ethernet_MAC_18	2.03.a
Hard Ethernet_MAC_19				Hard Ethernet_MAC_19	2.03.a
Hard Ethernet_MAC_20				Hard Ethernet_MAC_20	2.03.a
Hard Ethernet_MAC_21				Hard Ethernet_MAC_21	2.03.a
Hard Ethernet_MAC_22				Hard Ethernet_MAC_22	2.03.a
Hard Ethernet_MAC_23				Hard Ethernet_MAC_23	2.03.a
Hard Ethernet_MAC_24				Hard Ethernet_MAC_24	2.03.a
Hard Ethernet_MAC_25				Hard Ethernet_MAC_25	2.03.a
Hard Ethernet_MAC_26				Hard Ethernet_MAC_26	2.03.a
Hard Ethernet_MAC_27				Hard Ethernet_MAC_27	2.03.a
Hard Ethernet_MAC_28				Hard Ethernet_MAC_28	2.03.a
Hard Ethernet_MAC_29				Hard Ethernet_MAC_29	2.03.a
Hard Ethernet_MAC_30				Hard Ethernet_MAC_30	2.03.a
Hard Ethernet_MAC_31				Hard Ethernet_MAC_31	2.03.a
Hard Ethernet_MAC_32				Hard Ethernet_MAC_32	2.03.a
Hard Ethernet_MAC_33				Hard Ethernet_MAC_33	2.03.a
Hard Ethernet_MAC_34				Hard Ethernet_MAC_34	2.03.a
Hard Ethernet_MAC_35				Hard Ethernet_MAC_35	2.03.a
Hard Ethernet_MAC_36				Hard Ethernet_MAC_36	2.03.a
Hard Ethernet_MAC_37				Hard Ethernet_MAC_37	2.03.a
Hard Ethernet_MAC_38				Hard Ethernet_MAC_38	2.03.a
Hard Ethernet_MAC_39				Hard Ethernet_MAC_39	2.03.a
Hard Ethernet_MAC_40				Hard Ethernet_MAC_40	2.03.a
Hard Ethernet_MAC_41				Hard Ethernet_MAC_41	2.03.a
Hard Ethernet_MAC_42				Hard Ethernet_MAC_42	2.03.a
Hard Ethernet_MAC_43				Hard Ethernet_MAC_43	2.03.a
Hard Ethernet_MAC_44				Hard Ethernet_MAC_44	2.03.a
Hard Ethernet_MAC_45				Hard Ethernet_MAC_45	2.03.a
Hard Ethernet_MAC_46				Hard Ethernet_MAC_46	2.03.a
Hard Ethernet_MAC_47				Hard Ethernet_MAC_47	2.03.a
Hard Ethernet_MAC_48				Hard Ethernet_MAC_48	2.03.a
Hard Ethernet_MAC_49				Hard Ethernet_MAC_49	2.03.a
Hard Ethernet_MAC_50				Hard Ethernet_MAC_50	2.03.a
Hard Ethernet_MAC_51				Hard Ethernet_MAC_51	2.03.a
Hard Ethernet_MAC_52				Hard Ethernet_MAC_52	2.03.a
Hard Ethernet_MAC_53				Hard Ethernet_MAC_53	2.03.a
Hard Ethernet_MAC_54				Hard Ethernet_MAC_54	2.03.a
Hard Ethernet_MAC_55				Hard Ethernet_MAC_55	2.03.a
Hard Ethernet_MAC_56				Hard Ethernet_MAC_56	2.03.a
Hard Ethernet_MAC_57				Hard Ethernet_MAC_57	2.03.a
Hard Ethernet_MAC_58				Hard Ethernet_MAC_58	2.03.a
Hard Ethernet_MAC_59				Hard Ethernet_MAC_59	2.03.a
Hard Ethernet_MAC_60				Hard Ethernet_MAC_60	2.03.a
Hard Ethernet_MAC_61				Hard Ethernet_MAC_61	2.03.a
Hard Ethernet_MAC_62				Hard Ethernet_MAC_62	2.03.a
Hard Ethernet_MAC_63				Hard Ethernet_MAC_63	2.03.a
Hard Ethernet_MAC_64				Hard Ethernet_MAC_64	2.03.a
Hard Ethernet_MAC_65				Hard Ethernet_MAC_65	2.03.a
Hard Ethernet_MAC_66				Hard Ethernet_MAC_66	2.03.a
Hard Ethernet_MAC_67				Hard Ethernet_MAC_67	2.03.a
Hard Ethernet_MAC_68				Hard Ethernet_MAC_68	2.03.a
Hard Ethernet_MAC_69				Hard Ethernet_MAC_69	2.03.a
Hard Ethernet_MAC_70				Hard Ethernet_MAC_70	2.03.a
Hard Ethernet_MAC_71				Hard Ethernet_MAC_71	2.03.a
Hard Ethernet_MAC_72				Hard Ethernet_MAC_72	2.03.a
Hard Ethernet_MAC_73				Hard Ethernet_MAC_73	2.03.a
Hard Ethernet_MAC_74				Hard Ethernet_MAC_74	2.03.a
Hard Ethernet_MAC_75				Hard Ethernet_MAC_75	2.03.a
Hard Ethernet_MAC_76				Hard Ethernet_MAC_76	2.03.a
Hard Ethernet_MAC_77				Hard Ethernet_MAC_77	2.03.a
Hard Ethernet_MAC_78				Hard Ethernet_MAC_78	2.03.a
Hard Ethernet_MAC_79				Hard Ethernet_MAC_79	2.03.a
Hard Ethernet_MAC_80				Hard Ethernet_MAC_80	2.03.a
Hard Ethernet_MAC_81				Hard Ethernet_MAC_81	2.03.a
Hard Ethernet_MAC_82				Hard Ethernet_MAC_82	2.03.a
Hard Ethernet_MAC_83				Hard Ethernet_MAC_83	2.03.a
Hard Ethernet_MAC_84				Hard Ethernet_MAC_84	2.03.a
Hard Ethernet_MAC_85				Hard Ethernet_MAC_85	2.03.a
Hard Ethernet_MAC_86				Hard Ethernet_MAC_86	2.03.a
Hard Ethernet_MAC_87				Hard Ethernet_MAC_87	2.03.a
Hard Ethernet_MAC_88				Hard Ethernet_MAC_88	2.03.a
Hard Ethernet_MAC_89				Hard Ethernet_MAC_89	2.03.a
Hard Ethernet_MAC_90				Hard Ethernet_MAC_90	2.03.a
Hard Ethernet_MAC_91				Hard Ethernet_MAC_91	2.03.a
Hard Ethernet_MAC_92				Hard Ethernet_MAC_92	2.03.a
Hard Ethernet_MAC_93				Hard Ethernet_MAC_93	2.03.a
Hard Ethernet_MAC_94				Hard Ethernet_MAC_94	2.03.a
Hard Ethernet_MAC_95				Hard Ethernet_MAC_95	2.03.a
Hard Ethernet_MAC_96				Hard Ethernet_MAC_96	2.03.a
Hard Ethernet_MAC_97				Hard Ethernet_MAC_97	2.03.a
Hard Ethernet_MAC_98				Hard Ethernet_MAC_98	2.03.a
Hard Ethernet_MAC_99				Hard Ethernet_MAC_99	2.03.a
Hard Ethernet_MAC_100				Hard Ethernet_MAC_100	2.03.a

Figure 5.3: XPS wizard with integrated custom IP core

Once the custom IP has been added, connected with the PLB bus and addresses are assigned, then the entire module is arranged and interconnected as shown in the figure 4.2. Now, as the hardware is ready with both the modules integrated to the processor, the project has to be exported and launched on SDK for further execution. In SDK, the desired code is written in the main.c file of the light weight

internet protocol (IwIP) template which is of standalone and POSIX_thread of xilkernel OS to access both Ethernet and Custom Aurora IP core by the processor simultaneously and stored data in the registers of custom IP core are ported on Ethernet.

6. Results

Ethernet, Aurora and Integration of Ethernet and Custom Aurora IP core are performed on the FPGA board Virtex-5 ML507 and the results are as follows:



Figure 6.1 Virtex-5 ML507 board

6.1 Aurora results

The results of the Aurora module for 32 bit data of 4 lanes with Lane_up, Channel_up, Tx_D, Rx_D, count signals are analyzed in Chipscope Pro which is an analyzer software as shown below:-




Figure 6.2 Chipscope-Pro waveform of Tx_D, Rx_D.

Col	Sample	/LANE_UP	/CHANNEL_UP	count	TX_DATA	RX_DATA
0	1	1	1	644	642	623
1	1	1	1	645	643	624
2	1	1	1	646	644	625
3	1	1	1	647	645	626
4	1	1	1	648	646	627
5	1	1	1	649	647	628
6	1	1	1	650	648	629
7	1	1	1	651	649	630
8	1	1	1	652	650	631
9	1	1	1	653	651	632
10	1	1	1	654	652	633
11	1	1	1	655	653	634
12	1	1	1	656	654	635
13	1	1	1	657	655	636
14	1	1	1	658	656	637
15	1	1	1	659	657	638
16	1	1	1	660	658	639
17	1	1	1	661	659	640
18	1	1	1	662	660	641
19	1	1	1	663	661	642
20	1	1	1	664	662	643
21	1	1	1	665	663	644
22	1	1	1	666	664	645
23	1	1	1	667	665	646
24	1	1	1	668	666	647
25	1	1	1	669	667	648
26	1	1	1	670	668	649

Figure 6.3 Listing Waveform

The verification of the speed which is 3.125 Gbps is done by IBERT core generator.




Figure 6.4 IBERT test

6.2 Ethernet results

The results of the implementation of the Gigabit Ethernet upon launching the hardware, the print results of the IwIP result of Ethernet module with the Board IP, Netmask, Gateway and link speed and the Xilkernel POSIX_thread template can be observed in Hyper Terminal as shown in the below figures.

```

-----IwIP TCP echo server -----
TCP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
auto-negotiated link speed: 1000
TCP echo server started @ port 7
    
```

Figure 6.5: IwIP result

```

Xilkernel POSIX Threads Demo
-----
This Xilkernel based application provides a simple example of how to create
multiple POSIX threads and synchronize with them when they are complete. This
demo creates an infinite master thread. The master thread creates 4 worker
threads that go off to compute the sum of subsets of a randomly created array
and return the partial sum as the result. The master thread accumulates the
partial sums and prints the result. This example can serve as your starting
point for your end application thread structure.
-----
Xilkernel Demo: Master Thread Starting.
Xilkernel Demo: Collected result (5050) from worker: 0.
Xilkernel Demo: Collected result (15050) from worker: 1.
Xilkernel Demo: Collected result (25050) from worker: 2.
Xilkernel Demo: Collected result (35050) from worker: 3.
Xilkernel Demo: Result computed by worker threads = 80200.
Xilkernel Demo: Master Thread Completing.
    
```

Figure 6.6 Xilkernel result

The Ethernet Ping is executed in Command Prompt by entering the FPGA board IP. The number of packets sent, received and lost along with loss percentage are displayed.

```

C:\WINDOWS\system32\cmd.exe
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Ping statistics for 192.168.1.10:
    Packets: Sent = 100, Received = 100, Lost = 0 (0% loss),
    Approximate round trip times in milli-seconds:
        Minimum = 0ms, Maximum = 2ms, Average = 0ms
Control-C
C:\Documents and Settings\Administrator>ping 192.168.1.10
Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Reply from 192.168.1.10: bytes=32 time<ms TTL=255
Ping statistics for 192.168.1.10:
    Packets: Sent = 4, Received = 4, Lost = 0 (0% loss),
    Approximate round trip times in milli-seconds:
        Minimum = 0ms, Maximum = 0ms, Average = 0ms
C:\Documents and Settings\Administrator>
    
```

Figure 6.7 Ethernet Ping result

6.3 Integrated Results

Hard Ethernet MAC and custom Aurora IP core are integrated to the single processor on FPGA in EDK and the registers which are enabled in the custom Aurora IP core are

accessed by Ethernet whose assigned data is sent on the Ethernet cable and the results are analyzed.

The register reg0 at an address 0xCFC00000 is assigned with data 0x12. Another register reg5 which is at an address 0xCFC00014 is configured in the code to access the data present in the reg0 with an incrementation +1 and stored as 0x13. Below are the prints of the integrated application which is executed by taking the data from IP core and porting it onto the Ethernet cable.

```

-----lwIP TCP echo server -----
TCP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
auto-negotiated link speed: 1000
TCP echo server started @ port 7
Address of reg0 : CFC00000 and the data assigned : 12
Address of reg5 : CFC00014 and the resultant incremented data : 13
    
```

Figure 6.8: Registers output with IwIP in Hyper Terminal

The Ethernet and Aurora Integration Ping is executed in Command Prompt by entering the FPGA board IP. The number of packets sent, received and lost along with loss percentage are displayed.

```

C:\WINDOWS\system32\cmd.exe
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255

Ping statistics for 192.168.1.10:
    Packets: Sent = 100, Received = 100, Lost = 0 (0% loss),
    Approximate round trip times in milli-seconds:
        Minimum = 0ms, Maximum = 2ms, Average = 0ms
Control-C
C:\Documents and Settings\Administrator>ping 192.168.1.10

Pinging 192.168.1.10 with 32 bytes of data:

Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255

Ping statistics for 192.168.1.10:
    Packets: Sent = 4, Received = 4, Lost = 0 (0% loss),
    Approximate round trip times in milli-seconds:
        Minimum = 0ms, Maximum = 0ms, Average = 0ms
C:\Documents and Settings\Administrator>
    
```

Figure 6.9: Ping result of Integrated module in cmd

The combined result of both Xilkernel and Standalone OS templates which are Xilkernel_POSIX_thread template and lwIP templates are modified and below are the prints in Hyper Terminal.

```

and return the partial sum as the result. The master thread accumulates the
partial sums and prints the result. This example can serve as your starting
point for your end application thread structure.

-----lwIP TCP echo server -----
TCP packets sent to port 6001 will be echoed back
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
auto-negotiated link speed: 1000
TCP echo server started @ port 7
Address of reg0 : CFC00000 and the data assigned : 12
Address of reg5 : CFC00014 and the resultant incremented data : 0

Xilkernel Demo: Master Thread Starting.
Xilkernel Demo: Collected result (5050) from worker: 0.
Xilkernel Demo: Collected result (15050) from worker: 1.
Xilkernel Demo: Collected result (25050) from worker: 2.
Xilkernel Demo: Collected result (35050) from worker: 3.
Xilkernel Demo: Result computed by worker threads = 80200.
Xilkernel Demo: Master Thread Completing.
    
```

Figure 6.10: Combined result of Xilkernel and IwIP in Hyper Terminal

The Ethernet and Aurora Integration continuous Ping is executed in Command Prompt by entering the FPGA board IP with -t.

```

C:\WINDOWS\system32\cmd.exe - ping 192.168.1.10 -t
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255

Ping statistics for 192.168.1.10:
    Packets: Sent = 4, Received = 4, Lost = 0 (0% loss),
    Approximate round trip times in milli-seconds:
        Minimum = 0ms, Maximum = 0ms, Average = 0ms

C:\Documents and Settings\Administrator>ping 192.168.1.10 -t

Pinging 192.168.1.10 with 32 bytes of data:

Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
Reply from 192.168.1.10: bytes=32 time<1ms TTL=255
    
```

Figure 6.11: Continuous Ping result of Integrated module in cmd

7. Conclusion and Future Improvements

Hard Ethernet MAC and custom Aurora IP core which are integrated to FPGA and the data given to the registers which are enabled in the custom Aurora IP core are sent on the Ethernet cable. Another module of the project involves implementation of Aurora protocol targeted to virtex-5 FX70T FPGA to achieve the above mentioned line rates. The MGT functionality is checked using IBERT tool. All the results are analyzed, Aurora on Chipscope-pro whereas, Ethernet and Integrated results on Hyper terminal.

The hardware utilization of FPGA for Ethernet and Aurora Integration are analyzed with design summary in the EDK as in figure 7.1.

Device Utilization Summary (actual values)		
Used	Available	Utilization
Logic Utilization		
Number of Slice Registers	5,807	44,800 12%
Number used as Flip Flops	5,807	
Number of Slice LUTs	5,692	44,800 12%
Number used as logic	5,692	
Number using O6 output only	5,101	
Number using O5 output only	193	
Number using O5 and O6	215	
Number used as Memory	156	13,120 1%
Number used as Dual Port RAM	72	
Number using O5 and O6	72	
Number used as Shift Register	84	
Number using O6 output only	84	
Number used as exclusive route-thru	27	
Number of route-thrus	230	
Number using O6 output only	219	
Number using O5 output only	10	
Number using O5 and O6	1	
Number of occupied Slices	3,653	11,200 34%
Number of LUT Flip Flops used	6,668	
Number with an unused Flip Flop	2,881	8,688 33%
Number of fully used LUT/FF pairs	2,996	8,688 34%
Number of unique control sets	2,811	8,688 32%
Number of slice register sites left to control set restrictions	826	
Number of bonded IOBs	1,805	44,800 4%
Number of bonded IOBs	148	640 22%
IOB Flip Flops	148	148 100%
IOB Flip Flops	290	
Number of bonded IPADs	4	
Number of bonded CPADs	2	
Number of BlockRAMs	27	148 18%
Number using BlockRAM only	25	
Number using FIFO only	2	
Number of 36K BlockRAM used	18	
Number of 18K BlockRAM used	8	
Number of 9K FIFO used	2	

Figure 7.1: Device utilization

With the help of BSD programming, threads can be created to access the packets at TCP/IP level for both server and client where the sent and received packets output could be seen on Wireshark. Audio and Video files can be played.

This project used independent Aurora link on one GTX DUAL TILE for serial data transmission at the rate of 3.125Gbps using Aurora protocol. The speed up to 17Gbps can be achieved with some other Virtex series boards which support higher line rates using Aurora protocol. Much higher data rate can be achieved if all of the 16 available Rocket I/Os are used.

References

- [1] "High speed serial I/O made simple- A designer's guide with FPGA applications", 1st ed., Xilinx, San Jose, CA, 2005.
- [2] Volnei A. Pedroni, "Circuit Design with VHDL", Cambridge, MA: MIT Press, 2005.
- [3] Clive 'Max' Maxfield, "The Design Warrior Guide to FPGA", MA, 2004.
- [4] "Virtex-5 special edition", Xcell Journal, Issue 59, Xilinx, San Jose, CA, 2006.

- [5] "EDK Concepts, Tools, and Techniques user guide", Xilinx, San Jose, CA.
- [6] "Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC User Guide" (v1.10), Xilinx, San Jose, CA.
- [7] "Chip-scope pro integrated bit error ratio test (IBERT) for virtex-5 FPGA GTX" (v2.01a), DS774, Xilinx, San Jose, CA, October, 2011.
- [8] "Aurora 8b/10b protocol specification", 2010 by XILINX.
http://www.XILINX.com/support/documentation/ip_documentation/Aurora_8b10b_protocol_spec_sp002.pdf.

Author Profile



Chaitanya Kumar N.V.N.S completed B.Tech in Electronics and Communication Engineering from Mahaveer Institute of Science and Technology, Hyderabad in June 2016. His current area of interest is on FPGAs.



Mir Mohammed Ali completed B.Tech in Electronics and Communication Engineering from Mahaveer Institute of Science and Technology, Hyderabad in June 2016. His current area of interest is on FPGAs

and IoTs.