Cryptographic Contests: Toward Fair and Comprehensive Benchmarking of Cryptographic Algorithms in Hardware



## Kris Gaj George Mason University

#### **Collaborators**

Joint 3-year project (2010-2012) on benchmarking cryptographic algorithms in software and hardware sponsored by



software

**FPGAs** 



**ASICs** 



Daniel J. Bernstein, University of Illinois at Chicago



Jens-Peter Kaps George Mason University





#### CERG @ GMU http://cryptography.gmu.edu/







**CERG** 

Cryptographic Engineering Research Group

> 10 PhD students 8 MS students co-advised by Kris Gaj & Jens-Peter Kaps



## Outline

- Crypto 101
- Cryptographic standard contests
- Progress in evaluation methods
  - > AES
  - > eSTREAM
  - > SHA-3

- Benchmarking tools for software and FPGAs
- Open problems



## **Cryptography is Everywhere**



#### Buying a book on-line



Teleconferencing over Intranets



#### Withdrawing cash from ATM



Backing up files on remote server

#### **Cryptographic Transformations Most Often Implemented in Practice**

**Secret-Key Ciphers** 

**Hash Functions** 

**Block Ciphers** Stream Ciphers


encryption

message & user authentication

#### **Public-Key Cryptosystems**

digital signatures key agreement key exchange

## **Hash Functions in Digital Signature Schemes**




Alice's private key

Alice's public key

#### **Hash Function**


arbitrary length



## Cryptographic Standard Contests

## **Cryptographic Standards Before 1997**

**Secret-Key Block Ciphers** 




time

# Why a Contest for a Cryptographic Standard?


- Avoid back-door theories
- Speed-up the **acceptance** of the standard
- **Stimulate** non-classified research on methods of designing a specific cryptographic transformation
- Focus the effort of a relatively small cryptographic community



## **Cryptographic Standard Contests**



## **Cryptographic Contests - Evaluation Criteria**



## Specific Challenges of Evaluations in Cryptographic Contests

 Very wide range of possible applications, and as a result performance and cost targets

throughput:single Mbits/s to hundreds Gbits/scost:single cents to thousands of dollars

• Winner in use for the next 20-30 years, implemented using

technologies not in existence today

- Large number of candidates
- Limited time for evaluation
- Only one winner and the results are final



## **Mitigating Circumstances**

- Security is a primary criterion
- Performance of competing algorithms tend to very significantly (sometimes as much as 500 times)
- Only relatively large differences in performance matter (typically at least 20%)
- Multiple groups independently implement the same algorithms (catching mistakes, comparing best results, etc.)
- Second best may be good enough



#### **Rules of the Contest**

#### Each team submits

Detailed		Justificat	yn	Tentative			
cipher		of desig		results			
specification		decision		of cryptanalysis			
	Source code in C	Source code in Java		Test vectors			

## **AES: Candidate Algorithms**



Canada: **CAST-256** Deal USA: Mars RC6 Twofish Safer+ HPC **Costa Rica:** Frog



Germany: Magenta

**Belgium:** Rijndael

France:

DFC

Israel, UK, Norway:

Serpent




Korea: Crypton Japan: E2




Australia: LOKI97

## **AES Contest Timeline**

#### **June 1998**






#### **Efficiency in software: NIST-specified platform**

200 MHz Pentium Pro, Borland C++

#### **Throughput** [Mbits/s]




NIST Report: Software Efficiency									
<b>Encryption and Decryption Speed</b>									
	32-bit processors		64-bit processors		DSPs				
high	RC6		<mark>Rijndael</mark> Twofish		<mark>Rijndael</mark> Twofish				
medium	Rijndael Mars Twofish		Mars RC6		Mars RC6				
low	ow Serpent		Serpent		Serpent				

## **Efficiency in FPGAs: Speed**


#### Xilinx Virtex XCV-1000

#### **Throughput** [Mbit/s]



#### Efficiency in ASICs: Speed MOSIS 0.5µm, NSA Group

#### **Throughput** [Mbit/s]




#### **Lessons Learned**

# Results for ASICs matched very well results for FPGAs, and were both very different than software

**FPGA** 





#### Serpent fastest in hardware, slowest in software




#### Hardware results matter!

Final round of the AES Contest, 2000

#### Speed in FPGAs

Votes at the AES 3 conference



## **Limitations of the AES Evaluation**

- Optimization for maximum throughput
- **Single** high-speed **architecture** per candidate
- No use of embedded resources of FPGAs (Block RAMs, dedicated multipliers)
- Single FPGA family from a single vendor: Xilinx Virtex

eSTREAM Contest 2004-2008



# eSTREAM - Contest for a new stream cipher standard


#### PROFILE 1 (SW)

- Stream cipher suitable for software implementations optimized for high speed
- Key size 128 bits
- Initialization vector 64 bits or 128 bits

#### PROFILE 2 (HW)

- Stream cipher suitable for hardware implementations with limited memory, number of gates, or power supply
- Key size 80 bits
- Initialization vector 32 bits or 64 bits


#### **eSTREAM Contest Timeline**




#### **Lessons Learned**

#### Very large differences among 8 leading candidates

- ~30 x in terms of area (Grain v1 vs. Edon80)
- ~500 x in terms of the throughput to area ratio(Trivium (x64) vs. Pomaranch)



#### Hardware Efficiency in FPGAs Xilinx Spartan 3, GMU SASC 2007



## **ASIC Evaluations**

- Two major projects
  - T. Good, M. Benaissa, University of Sheffield, UK (Phases 1-3) – 0.13µm CMOS


## eSCARG@i

- F.K. Gürkaynak, et al., ETH Zurich, Switzerland (Phase 1) - 0.25µm CMOS
- Two representative applications
  - > WLAN @ 10 Mbits/s
  - RFID / WSN @ 100 kHz clock

## **eSTREAM ASIC Evaluations**

New compared to AES:

- **Post-layout** results, followed by
- Actually fabricated ASIC chips (0.18µm CMOS)



- More complex performance measures
   *Power x Area x Time*
- New types of analyses
  - Power x Latency vs. Area
  - > Throughput/Area vs. Energy per bit



#### **NIST SHA-3 Contest - Timeline**




# SHA-3 Round 2


#### Features of the SHA-3 Round 2 Evaluation

- Optimization for maximum throughput to area ratio
- 10 FPGA families from two major vendors : Xilinx and Altera
- But still...
- <u>Single high-speed</u> architecture per candidate
- No use of embedded resources of FPGAs (Block RAMs, dedicated multipliers, DSP units)

# Throughput vs. Area Normalized to Results for SHA-256 and Averaged over 11 FPGA Families – 256-bit variants



# Throughput vs. Area Normalized to Results for SHA-512 and Averaged over 11 FPGA Families – 512-bit variants



## **Performance Metrics**

Primary

1. Throughput (single message)


3. Throughput / Area


#### Secondary

2. Area

3. Hash Time for Short Messages (up to 1000 bits)


#### **Overall Normalized Throughput: 256-bit variants of algorithms** Normalized to SHA-256, Averaged over 10 FPGA families





# SHA-3 Round 3

#### **SHA-3 Contest Finalists**



# **New in Round 3**


- Multiple Hardware Architectures
- Effect of the Use of Embedded Resources
- Low-Area Implementations




# **Study of Multiple Architectures**

- Analysis of multiple hardware architectures per each finalist, based on the known design techniques, such as
  - Folding
  - Unrolling
  - Pipelining
- Identifying the best architecture in terms of the throughput to area ratio
- Analyzing the flexibility of all algorithms in terms of the speed vs. area trade-offs


#### **BLAKE-256 in Virtex 5**




#### 256-bit variants in Virtex 5




#### **512-bit variants in Virtex 5**



#### **256-bit variants in Stratix III**



#### **512-bit variants in Stratix III**



# SHA-3 Lightweight Implementations

# Study of Lightweight Implementations in FPGAs

#### Two major projects

- J.-P. Kaps, et al., George Mason University, USA
- F.-X. Standaert, UCL Crypto Group, Belgium

#### • Target:

- Low-cost FPGAs (Spartan 3, Spartan 6, etc.) for stand-alone implementations
- High-performance FPGAs (e.g., Virtex 6) for system-on-chip implementations

# **Typical Assumptions – GMU Group**


Assumptions

- Implementing for minimum area alone can lead to unrealistic run-times.
- ⇒ Goal: Achieve the maximum Throughput/Area ratio for a given area budget.
- Realistic scenario:
  - System on Chip: Certain area only available.
  - Standalone: Smaller Chip, lower cost, but limit to smallest chip available, e.g. 768 slices on smallest Spartan 3 FPGA.

#### Target

- Xilinx Spartan 3 low cost FPGA family
- Budget: 500 slices, 1 Block RAM (BRAM)


## **Implementation Results**



• Xilinx Spartan 3, ISE 12.3, after P&R, Optimized using ATHENa

# SHA-3 Implementations Based on Embedded Resources

# Implementations Based on the Use of Embedded Resources in FPGAs




#### (#Logic blocks, #Multipliers/DSP units, #RAM\_blocks)

Graphics based on The Design Warrior's Guide to FPGAs Devices, Tools, and Flows. ISBN 0750676043 Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)

## **Resource Utilization Vector**


(#Logic blocks, #Multipliers/DSP units, #RAM blocks)



### Fitting a Single Core in a Smaller FPGA Device


#### **BLAKE in Altera Cyclone II**

**EP2C20** 




# Fitting a Larger Number of Identical Cores in the same FPGA Device

#### **BLAKE in Virtex 5**




# **Cumulative Throughput for the Largest Device of a Given Family**





# Virginia Tech ASIC



- IBM MOSIS 130nm process
- The first ASIC implementing 5 final SHA-3 candidates
- Taped-out in Feb. 2011, successfully tested this Summer
- Multiple chips made available to other research labs

Presentation at DSD in session AHSA-1: Architectures and Hardware for Security Applications (1) today, Thursday @ 10:30am

# **FPGA Evaluations - Summary**


	AES	eSTREAM	SHA-3
Multiple FPGA families	Νο	Νο	Yes
Multiple architectures	Νο	Yes	Yes
Use of embedded resources	Νο	No	Yes
Primary optimization target	Throughput	Area Throughput/ Area	Throughput/ Area
Experimental results	Νο	Νο	Yes
Availability of source codes	Νο	Νο	Yes
Specialized tools	No	No	Yes

## **ASIC Evaluations - Summary**

	AES	eSTREAM	SHA-3
Multiple processes/ libraries	Νο	No	Yes
Multiple architectures	Νο	Yes	Yes
Primary optimization target	Throughput	Power x Area x Time	Throughput /Area
Post-layout results	Νο	Yes	Yes
Experimental results	Νο	Yes	Yes
Availability of source codes	Νο	Νο	Yes
Specialized tools	Νο	Νο	Νο



# **Tools for Benchmarking Implementations of Cryptography**



# Benchmarking in Software: eBACS


# eBACS: ECRYPT Benchmarking of Cryptographic Systems:

#### http://bench.cr.yp.to/

**SUPERCOP** - toolkit developed by D. Bernstein and T. Lange for measuring performance of cryptographic software

- measurements on multiple machines (currently over 90)
- each implementation is recompiled multiple times (currently over 1600 times) with various compiler options
- time measured in clock cycles/byte for multiple input/output sizes
- median, lower quartile (25<sup>th</sup> percentile), and upper quartile (75<sup>th</sup> percentile) reported
- standardized function arguments (common API)

# SUPERCOP Extension for Microcontrollers – XBX: 2009-present



### **Developers**:

- Christian Wenzel-Benner,
   ITK Engineering AG, Germany
- Jens Gräf, LiNetCo GmbH, Heiger, Germany

Allows on-board timing measurements

Supports at least the following microcontrollers:

8-bit: Atmel ATmega1284P (AVR)

32-bit: TI AR7 (MIPS) Atmel AT91RM9200 (ARM 920T) Intel XScale IXP420 (ARM v5TE) Cortex-M3 (ARM)

# Benchmarking in FPGAs: ATHENa

# ATHENa – Automated Tool for Hardware EvaluatioN

### http://cryptography.gmu.edu/athena



Open-source benchmarking environment, written in Perl, aimed at AUTOMATED generation of OPTIMIZED results for MULTIPLE hardware platforms.

> The most recent version 0.6.2 released in June 2011. Full features in ATHENa 1.0 to be released in 2012.


# Why Athena?



"The Greek goddess Athena was frequently called upon to settle disputes between the gods or various mortals. Athena Goddess of Wisdom was known for her superb logic and intellect. Her decisions were usually well-considered, highly ethical, and seldom motivated by self-interest."

from "Athena, Greek Goddess of Wisdom and Craftsmanship"


# **Basic Dataflow of ATHENa**



# Three Components of the ATHENa Environment

- ATHENa Tool
- ATHENa Database of Results
- ATHENa Website






# **ATHENa Major Features (1)**

- synthesis, implementation, and timing analysis in batch mode
- support for devices and tools of multiple FPGA vendors:
   XILINX
- generation of results for multiple families of FPGAs of a given vendor



automated choice of a **best-matching device** within a given family




# **ATHENa Major Features (2)**

 automated verification of designs through simulation in batch mode



- support for multi-core processing
- automated extraction and tabulation of results
- several optimization strategies aimed at finding
  - optimum options of tools
  - best target clock frequency
  - best starting point of placement

# **Relative Improvement of Results from Using ATHENa Virtex 5, 512-bit Variants of Hash Functions**




Ratios of results obtained using ATHENa suggested options vs. default options of FPGA tools

# **Other (Somewhat) Similar Tools**

**ExploreAhead** (part of PlanAhead)



**Design Space Explorer (DSE)** 



**Boldport Flow** 




### **EDAx10 Cloud Platform**

# **Distinguishing Features of ATHENa**

- Support for multiple tools from multiple vendors
- Optimization strategies aimed at the **best possible performance** rather than design closure
- Extraction and presentation of results
- Seamless integration with the ATHENa database of results

# ATHENa – Database of Results

# ATHENa Database http://cryptography.gmu.edu/athenadb



First Previous 1 2 3 4 5 Next Last

# **ATHENa Database – Result View**

- Algorithm parameters
- Design parameters
  - Optimization target
  - Architecture type
  - Datapath width
  - I/O bus widths
  - Availability of source code
- Platform
  - Vendor, Family, Device
- Timing
  - Maximum clock frequency
  - Maximum throughput
- Resource utilization
  - Logic blocks (Slices/LEs/ALUTs)
  - Multipliers/DSP units
- Tools
  - Names & versions
  - Detailed options
- Credits
  - Designers & contact information

### **Details of Result ID 1125**

Cryptographic Hash SHA-3 Round 3 BLAKE 512 1,024 - Blake_FinalRnd.zip - 53 Throughput/Area
SHA-3 Round 3 BLAKE 512 1,024 - Blake_FinalRnd.zip - 53
BLAKE 512 1,024 - Blake_FinalRnd.zip - 53
512 1,024 - Blake_FinalRnd.zip - 53
1,024 - Biake_FinalRnd.zip - 53
1,024 - Biake_FinalRnd.zip - 53
- Blake_FinalRnd.zip - 53
53
53
Through put / Aroo
VHDL
Throughput
Folded
1,024
No
-
- 64
64
64 445.pdf
No
1024/(33*T)
•
Yes
link
2011-05-02
2011-08-02
Blake_r3 (512)
-
Altera
Stratix II
ep2s30f672c3
-
-
71.910
2,231
0.311
7,172
4,759
0
0
Quartus II
10.1
AUTO_DSP_RECOGNITION OFF set_parameter -name h "512"
Quartus II
10.1
SEED=8001ONE_FIT_ATTEMPT=ONEFFORT=STANDARD
SEED-6001ONE_FILATIEMPI=ONEFFORI=STANDARD
Elevent Hemeinikers el
Ekawat Homsirikamol
ehomsiri@gmu.edu
Marcin Rogawski, Kris Gaj

# **ATHENa Database – Compare Feature**

### Comparison of Result #s 1067 and 1056

Algorithm Transformation Category:	Cryptographic	Cryptographic
Transformation Category: Transformation:	Cryptographic Hash	Cryptographic Hash
Group:	Hashi SHA-3 Round 3	Hashi SHA-3 Round 3
Algorithm:	Skein	JH
Hash Size [bits]:	512	512
Message Block Size [bits]:	512	512
Other Parameters:		
Specification:	Skein_FinalRnd.zip	JH_FinalRnd.zip
Formula for Message Size After Padding:		
Design		
Design ID:	57	55
Primary Optimization Target:	Throughput/Area	Throughput/Area
Description Language:	VHDL	VHDL
Secondary Optimization Target:	Throughput	Throughput
Architecture Type:	Unrolled	Basic Iterative
Datapath Width [bits]:	512	1024
Padding:	No	No
Minimum Message Unit:		
Input Bus Width [bits]: Output Bus Width [bits]:	64 64	64 64
	64 445.pdf	64 445.pdf
Implementation URL: Shared I/O Bus:	445.pdf No	445.pat No
Shared 1/0 Bus: Throughput Formula:	NO 512/(19*T)	NO 512/(43*T)
Execution Time Formula:	J12/(17 1)	J22/(45-1)
Source Available:	Yes	Yes
Source Code Files:	ink	
Design Entry Date:	2011-05-02 @ 01:04 EST	2011-05-02 @ 00:59 EST
Design Modify Date:	2011-08-02 @ 22:25 EST	2011-08-19 @ 17:39 EST
Design Name:	Skein_r3 (512)	JH_r3 (512)
Comments:		
Platform		
Device Vendor:	Xilinx	Xilinx
Family:	Virtex 6	Virtex 6
Device:	xc6vlx75tff784-3	xc6vlx75tff784-3
Timing	147.7	
		431.2
Requested Synthesis Clock Frequency [MHz]:		
Synthesis Clock Frequency [MHz]:	165.003	417.606
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]:	165.003 147.7	417.606 431.2
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]:	165.003 147.7 127.016	417.606 431.2 411.015
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput [Mbits/s]:	165.003 147.7 127.016 3423	417.606 431.2 411.015 4894
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/CLBS ([Mblts/s)/CLBs]: Throughput/CLBS ([Mblts/s)/CLBs]:	165.003 147.7 127.016	417.606 431.2 411.015
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/(LBs [(Mbits/s)/CLBs]: Resource Utilization	165.003 147.7 127.016 3423 2,997	417.606 431.2 411.015 4894 5.114
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBs (s): Throughput/CLBs ((Mbts/s)/CLBs]: Resource Utilization CLB Slices:	165.003 147.7 127.016 3423 2,997 1142	417.006 431.2 411.015 4894 5.114 957
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/(LBs [(Mbits/s)/CLBs]: Resource Utilization	165.003 147.7 127.016 3423 2,997	417.606 431.2 411.015 4894 5.114
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBs [(Mbits/s): Throughput/LBs [(Mbits/s)/CLBs]: Resource Utilization CLB Slices: LUTs:	165.003 147.7 127.016 3423 2.997 1142 4475	417.606 431.2 411.015 4894 5.114 957 3581
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput[Hbits/s]: Throughput/CLBs [(Mbits/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops:	165.003 147.7 127.016 3423 2.997 1142 4475 3121	417.006 431.2 411.015 4894 5.114 957 3581 2902
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBS (Hohts/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Flip Flops: DSPs: BRAMs: Tool Information	165.003 147.7 127.016 3423 2.997 1142 4475 3121 0 0	417.806 431.2 411.015 4894 5.114 957 3581 2902 0 0
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/ULBs [(Mbits/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool:	165.003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST	417.006 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xllnx XST
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBs (s]: Throughput/LBs (Hblts/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool: Synthesis Tool:	165.003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 0 Xilixx XST 12.3	417.006 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/MLS/s]: Throughput/CLBs [(Mbits/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version:	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 2 Xilinx XST 12.3 -generics ( h = 512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area	417.606 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics ( h=512 ) -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBs (f): Throughput/LBs (f): Resource Utilization CLB Slices: LUTs: Filp Flops: DSFs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool:	165.003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 -generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE	417.806 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics ( h=512 ) -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx XST
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/[MHis/s]: Throughput/CLBs [(Mbits/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Version: Implementation Tool Version:	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 2 Xilinx XST 12.3 -generics ( h = 512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area	417.006 431.2 410.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics ( h=512 ) -dsp_ utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/LBs (f (Mbts/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSFs: BRAMs: Tool Information Synthesis Tool: Synthesis Tool: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool: Implementation Tool Version: Map Options:	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 -generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3	417.606 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics { h=512 } -dsp_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx ISE 12.3
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/Hblis/s]: Throughput/CLBs [(Mblts/s)/CLBs]: Resource Utilization CLB Slices: LUTs: File Flops: DSPs: BRAMS: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool Version: Map Options: Implementation Tool Version:	165.003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 -generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE	417.806 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics ( h=512 ) -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx XST
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/CLBs ([MbHz/s)/CLBs]: Resource Utilization CLB Slices: LUTs: Filp Flops: DSFs: BRAMs: Tool Information Synthesis Tool: Synthesis Tool: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool: Implementation Tool Clopions: Implementation Tool Options: Credits	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 -generics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 -generics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3	417.606 431.2 41015 4894 5.114 957 3581 2902 0 0 Xlinx XST 12.3 -generics ( h=512 ) -dsp_utilization_ratio 0 -opt_mode area -ram_style distributed Xlinx ISE 12.3 -generics ( h=512 ) -dsp_utilization_ratio 0 -opt_mode area -ram_style distributed Xlinx ISE 12.3 -ol high
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/Hbls/s/1: Throughput/LBs [(Mbls/s)/CLBs]: Resource Utilization CLB Slices: LUT: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool Version: Map Options: Implementation Tool Version: Credits Primary Designer Name(s):	165:003 147.7 127.016 3423 2.997 142 4475 3121 0 0 Xilinx XST 12.3 -generics ( h =512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 -dh ligh Ekawat Homsirikamol	417.006 431.2 410.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -oh ligh Ekawat Homsirikamol
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput[Kbis(JS)(CLBs]: Resource Utilization CLB Slices: LUTs: Flip Flops: DSPs: BRAMs: Tool Information Synthesis Tool Options: Synthesis Tool Version: Synthesis Tool Version: Map Options: Implementation Tool Version: Map Options: Implementation Tool Options: Credits Primary Designer Name(s): Primary Designer Mame(s):	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 rgenerics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 rgenerics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 -ol high Ekawat Homsirikamol ehomsiridgmu.edu	417.606 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics { h=512 } -dsp_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx ISE 12.3 -oh high Ekawat Homsirikamol ehomsir@gmu.edu
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/Hblis/s]: Throughput/LBs [(Mblis/s)/CLBs]: Resource Utilization CLB Slices: LUTs: File Flops: DSPs: BRAMS: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool Version: Map Options: Implementation Tool Version: Credits Primary Designer Name(s): Primary Designer Name(s):	165:003         147.7         127.016         3423         2.997         142         4475         3121         0         0         0         0         12.3         :generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area         Xilinx XST         12.3         -ol high         Ekawat Homsirikamol ehomsiri@gmu.edu         Marcin Rogawski, Kris Gaj	417.606 431.2 41.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -oh high Ekawat Homsirikamol ehomsiri@gmu.edu March Rogawaki, Kris Gaj
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput[Kbis(JS)(CLBs]: Resource Utilization CLB Slices: LUTs: Flip Flops: DSPs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Version: Implementation Tool Version: Map Options: Implementation Tool Options: Credits Primary Designer Name(s): Primary Designer Name(s):	165:003 147.7 127.016 3423 2.997 1142 4475 3121 0 0 Xilinx XST 12.3 rgenerics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 rgenerics ( h=512 adder_type=0 ) -dsp_utilization_ratio 0 -opt_mode area Xilinx ISE 12.3 -ol high Ekawat Homsirikamol ehomsiridgmu.edu	417.606 431.2 410.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics {h=512 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx ISE 12.3 -o high Ekawat Homsirikamol ehomsiri@gmu.edu
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput [Mbits/s] Throughput [Lbs [(Mbits/s)/CLBs]: Resource Utilization CLB Sices: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool Version: Synthesis Tool Version: Synthesis Tool Version: Implementation Tool Version: Map Options: Implementation Tool Options: Credits Primary Designer Email(s): Co-designer Famil(s):	165:003         147.7         127.016         3423         2.997         1142         4475         3121         0         0         0         12.3         spenetics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area         Xlinx XST         12.3         -ol high         Ekawat Homsirikamol         ehomsirik@mu.edu         Marcin Rogawski, Kris Gaj         mrogawski, Kris Gaj         mrogawski, Kris Gaj         Marcin Rogawski, Kris Gai	417.606 431.2 410.015 4094 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics { h=512 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx ISE 12.3 -ol high Ekawat HomsinKamol ehomsin@gmu.edu Marcin Rogawski, Kris Gaj mrogawsk@gmu.edu
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/Hblis/s]: Throughput/LBs [(Mblis/s)/CLBs]: Resource Utilization LLB Slices: UTS: File Fleps: DSPs: File Fleps: DSPs: BRAMs: Tool Information Synthesis Tool: Synthesis Tool: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool ins: Implementation Tool Version: Map Options: Implementation Tool Version: Credits Primary Designer Name(s): Co-designer Name(s): Co-designer Email(s): Co-designer Email(s): Primary Designer Milliation:	165:003         147.7         127.016         3423         2.997         142         4475         3121         0         0         0         0         12.3         :generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area         Xilinx XST         12.3         -ol high         Ekawat Homsirikamol ehomsiri@gmu.edu         Marcin Rogawski, Kris Gaj mrogawski@gmu.edu         CEKG @ GMU         CERG @ GMU	417.606 431.2 41.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -of high Ekawat Homsinkamol ehomsin@gmu.edu Kayat Montaina (Kayata) Ekawat Homsinkamol ehomsin@gmu.edu CERG @ CHU CERG @ CHU
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/CLBs [(Mbits/s)/CLBs]: Resource Utilization CLB Siccs: LUTs: Filp Flops: DSPs: BRAMs: Tool Information Synthesis Tool Options: Implementation Tool: Implementation Tool Version: Synthesis Tool Options: Implementation Tool Version: Map Options: Implementation Tool Version: Credits Primary Designer Name(s): Primary Designer Email(s): Co-designer Email(s):	165:003         147.7         127.016         3423         2:997         1142         4475         3121         0         0         0         11x3         generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area         Xilinx XST         12.3         -ol high         Ekawat Homsirikamol         ehomsirikgmu.edu         Marcin Rogawski, Kris Gaj         mrogawskiegmu.edu         CERG @ GMU         CERG @ GMU         UCERG @ GMU         Iink	417.006 431.2 411.015 4894 5.114 957 3581 2902 0 0 Xilinx XST 12.3 -generics { h=512 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area -ram_style distributed Xilinx ISE 12.3 -ol high Ekawat Homsirikamol ehomsirik@gmu.edu Marcin Rogawski, Kris Gal mrogawsk@gmu.edu Marcin Rogawski, Kris Gal mrogawsk@gmu.edu CERG @ GMU CERG @ GMU
Synthesis Clock Frequency [MHz]: Requested Implementation Clock Frequency [MHz]: Implementation Clock Frequency [MHz]: Throughput/Hblis/s]: Throughput/LBs [(Mblis/s)/CLBs]: Resource Utilization LLTS: BFAMS: Filp Flops: BFAMS: Tool Information Synthesis Tool: Synthesis Tool Version: Synthesis Tool Options: Implementation Tool Options: Implementation Tool Version: Map Options: Implementation Tool Options: Credits Primary Designer Name(s): Primary Designer Name(s): Co-designer Rame(s): Co-designer Email(s): Primary Designer Milliation: Co-Designer Affiliation:	165:003         147.7         127.016         3423         2.997         142         4475         3121         0         0         0         0         12.3         :generics { h=512 adder_type=0 } -dsp_utilization_ratio 0 -opt_level 1 -bram_utilization_ratio 0 -opt_mode area         Xilinx XST         12.3         -ol high         Ekawat Homsirikamol ehomsiri@gmu.edu         Marcin Rogawski, Kris Gaj mrogawski@gmu.edu         CEKG @ GMU         CERG @ GMU	417.606 431.2 41.015 4894 5.114 957 3581 2902 0 Xilinx XST 12.3 -of high Ekawat Homsinkamol ehomsin@gmu.edu CERG @ GMU

Matching fields in grey Non-matching fields in red and blue **Currently in the Database** 

Hash Functions in FPGAs

# **GMU Results for**

• 20 hash functions

(14 Round 2 SHA-3 + 5 Round 3 SHA-3 + SHA-2)

x 2 variants (256-bit output & 512-bit output)

x 11 FPGA families = 440 combinations

(440-not\_fitting) = 423 optimized results

# **Coming soon!**

- GMU results for Hash Functions in FPGAs
  - Folded & unrolled architectures
  - Pipelined architectures
  - Lightweight architectures
  - > Architectures based on embedded resources
- Other Groups' results for Hash Functions in FPGAs
- Other Groups' results for Hash Functions in ASICs
- Modular Arithmetic (basis of public key cryptography) in FPGAs & ASICs

# **Possible Future Customizations**

The same basic database can be customized

and adapted for other domains, such as

- Digital Signal Processing
- Bioinformatics
- Communications
- Scientific Computing, etc.

# ATHENa - Website

### ATHENa Website http://cryptography.gmu.edu/athena/

- Download of ATHENa Tool
- Links to related tools

### **SHA-3 Competition in FPGAs & ASICs**

- **Specifications** of candidates
- Interface proposals
- RTL source codes
- Testbenches
- ATHENa database of results
- Related papers & presentations

# **GMU Source Codes**

- best non-pipelined high-speed architectures for 14 Round 2 SHA-3 candidates and SHA-2
- best non-pipelined high-speed architectures for 5 Round 3 SHA-3 candidates
- Each code supports two variants: with 256-bit and 512-bit output

# **ATHENa Result Replication Files**

- Scripts and configuration files sufficient to easily reproduce all results (without repeating optimizations)
- Automatically created by ATHENa for all results generated using ATHENa
- Stored in the ATHENa Database

In the same spirit of **Reproducible Research** as:

- J. Claerbout (Stanford University)

   "Electronic documents give reproducible research a new meaning,"
   in *Proc. 62nd Ann. Int. Meeting of the Soc. of Exploration Geophysics*, 1992,
   http://sepwww.stanford.edu/doku.php?id=sep:research:reproducible:seg92
- Patrick Vandewalle<sup>1</sup>, Jelena Kovacevic<sup>2</sup>, and Martin Vetterli<sup>1</sup> (<sup>1</sup>EPFL, <sup>2</sup>CMU) Reproducible research in signal processing - what, why, and how.
   IEEE Signal Processing Magazine, May 2009. http://rr.epfl.ch/17/

. . . . .

# **Benchmarking Goals Facilitated by ATHENa**


# **Comparing multiple:**

- 1. cryptographic algorithms
- 2. hardware **architectures or implementations** of the same cryptographic algorithm
- hardware platforms from the point of view of their suitability for the implementation of a given algorithm, (e.g., choice of an FPGA device or FPGA board)
- 4. tools and languages in terms of quality of results they generate (e.g. Verilog vs. VHDL, Synplicity Synplify Premier vs. Xilinx XST, ISE v. 13.1 vs. ISE v. 12.3)



# **Objective Benchmarking Difficulties**

- lack of standard one-fits-all interfaces
- stand-alone performance vs. performance as a part of a bigger system
- heuristic optimization strategies
- time & effort spent on optimization



or



# **Objective Benchmarking Difficulties**

- lack of convenient cost metric in FPGAs
- accuracy of power estimators in ASICs & FPGAs
- verifiability of results
- human factor (skills of designers, order of implementations, etc.)

# How to measure hardware cost in FPGAs?

1. Stand-alone cryptographic core on an FPGA



Cost of the smallest FPGA that can fit the core?

- Unit: USD [FPGA vendors would need to publish MSRP (manufacturer's suggested retail price) of their chips] – not very likely, very volatile metric
- or size of the chip in mm<sup>2</sup> easy to obtain
- 2. Part of an FPGA System On-Chip

Resource utilization described by a vector:

(#CLB slices, #MULs/DSP units, #BRAMs) for Xilinx (#LEs/ALUTs, #MULs/DSP units, #membits) for Altera

Difficulty of turning vector into a single number representing cost

# Potential Problems with Publishing Source Codes

• Export control regulations for cryptography

Check: Bert-Jaap Koops, Crypto Law Survey http://rechten.uvt.nl/koops/cryptolaw/

- Commercial interests
- Competition with other groups for

grants and publications in the most renowned journals and conference proceedings

# Selected SHA-3 Source Codes Available in Public Domain


- AIST-RCIS: http://www.rcis.aist.go.jp/special/SASEBO/SHA3-en.html
- University College Cork, Queens University Belfast, RMIT University, Melbourne, Australia: http://www.ucc.ie/en/crypto/SHA-3Hardware
- Virginia Tech: http://rijndael.ece.vt.edu/sha3/soucecodes.html
- ETH Zurich: <u>http://www.iis.ee.ethz.ch/~sha3/</u>
- George Mason University: http:/cryptography.gmu.edu/athena
- BLAKE Team: http://www.131002.net/blake/
- Keccak Team: http://keccak.noekeon.org/

# How to assure verifiability of results?

### Level of openness

Î	Source files
	Testimonies
	Netlists for selected FPGAs
Current situation: conference/journal papers Results	Options of tools Constraint files Interfaces Testbenches
FPGA family/devic Tool names+versio	

# Initial Evaluation by High-Level Synthesis Tools?



- All hardware implementations so far developed using RTL HDL
- Growing number of candidates
   in subsequent contests
- Each submission includes
   reference implementation in C
- Results from High-Level Synthesis could have a large impact in early stages of the competitions
- Results and RTL codes from previous contests form interesting benchmarks for High-Level synthesis tools

# Turning Thousands of Results into a Single Fair Ranking

- Choosing which FPGA families / ASIC libraries should be included in the comparison
  - ➤ wide range?
  - > only most recent?
  - > vendors with the largest market share?
  - > wide spectrum of vendors?
- Methods for combining multiple results into single ranking



# Turning Thousands of Results into Fair Ranking

- Deciding on most important application scenarios
  - Throughput Cost Power range from RFIDs to High-speed security gateways
  - Assigning weights to different scenarios

### Help/recommendation from the system developers highly appreciated

# Conclusions

- Contests for cryptographic standards are important
  - Stimulate progress in design and analysis of cryptographic algorithms
  - Determine future of cryptography for the next decades
  - Promote cryptology: Are easy to understand by general audience
  - Provide immediate recognition and visibility worldwide.
- Digital System Designers and Software Engineers
   can play an important role in these contests
  - Co-designers of new cryptographic algorithms
  - Evaluators
  - Tool developers
  - Early adopters of new standards
- Get involved! It is fun!

# **Conferences & Journals**



ECRYPT II ↓াদে©৫৩০ ়


Conferences & workshops devoted to specific contests

Next: The 3<sup>rd</sup> SHA-3 Candidate Conference Washington, D.C., March 22-23, 2012





Since 1999 USA-Europe-Asia CHES 2011, Nara, Japan Sep. 28-Oct. 1, 2011



Since Jan. 2011

# Thank you!

# Questions?



# Questions?

## ATHENa: http:/cryptography.gmu.edu/athena