Implementer's Guide to Hardware Implementations Compliant with the Hardware API for Lightweight Cryptography version 1.0.3

Michael Tempelmeier<sup>1</sup>, Farnoud Farahmand<sup>2</sup>, Ekawat Homsirikamol<sup>3</sup>, William Diehl<sup>4</sup>, Jens-Peter Kaps<sup>2</sup>, and Kris Gaj<sup>2</sup>

<sup>1</sup>Lehrstuhl für Sicherheit in der Informationstechnik Technische Universität München 80333 München, Germany michael.tempelmeier@tum.de
<sup>2</sup>Cryptographic Engineering Research Group George Mason University Fairfax, Virginia 22030, USA {ffarahma, jkaps, kgaj}@gmu.edu <sup>3</sup>Independent Researcher ekawat@gmail.com <sup>4</sup>Signatures Analysis Lab Virginia Tech Blacksburg, Virginia 24061, USA wdiehl@vt.edu

October 24, 2020

# Contents

1	Introduction			4
<b>2</b>	Compliance with the Requirements for Fair Benchma	ırki	ing	7
3	Top-level Block Diagram			9
	3.1 PreProcessor			9
	3.2 PostProcessor			11
	3.3 Header FIFO			11
4	LWC Core Development			12
	4.1 Introduction			12
	4.2 The LWC Configuration			12
	4.3 I/O Port Widths			13
	4.4 Limitations			14
<b>5</b>	CryptoCore Development			16
	5.1 Byte Order			16
	5.2 Interface			16
	5.3 Handshakes			19
	5.4 Design Procedure			23
	5.5 Dummy Authenticated Cipher			26
	5.6 Dummy Hash			28
6	Verification			29
	6.1 Test vector generation $(cryptotvgen)$			29
	6.2 Hardware Simulation			33
	6.3 Hardware Testing			35
7	Generation and Publication of Results			39

8	Diff	erences Compared to the CAESAR Hardware API	
	Dev	velopment Package	<b>40</b>
	8.1	Functionality	40
	8.2	Internal Structure	42
	8.3	Implementer's Guide	42
A	$\mathbf{ppen}$	dix Appendix A: cryptotvgen help	43
Bi	bliog	graphy	55

# 1 Introduction

The primary purpose of this publication is to provide support and guidance for hardware designers interested in efficient implementation and benchmarking of submissions to the NIST Lightweight Cryptography Standardization Process [1]. To assure the fairness of benchmarking and compatibility among implementations of the same algorithm by different designers, Hardware API for Lightweight Cryptography (LWC) was created [2]. The major parts of this API include the minimum compliance criteria, interface, communication protocol, and timing characteristics supported by the implemented core. For the purpose of fair comparison with the existing standards, as well as candidates in the earlier CAESAR contest (Competition for Authenticated Encryption: Security, Applicability, and Robustness) [3], conducted in the period 2013-2019, our proposed implementation and benchmarking framework is not limited to submissions to the current NIST standardization process. Instead, it attempts to support lightweight implementations of all authenticated ciphers (a.k.a. authenticated encryption with associated data (AEAD) algorithms) with an optional hash functionality.

In order to speed up the development of multiple implementations necessary for fair evaluation of candidates in the NIST standardization process, we have created the Development Package for Lightweight Cryptography. As a part of this package, the designers are provided with the following support aimed at speeding-up and simplifying the development process:

- 1. universal top-level block diagram of the main core, called LWC, including four lower-level units called the PreProcessor, CryptoCore, Header FIFO, and PostProcessor
- 2. universal VHDL code for the PreProcessor, PostProcessor, and Header FIFO

- 3. hardware interface for all major building blocks, with the special focus on CryptoCore
- 4. recommended design procedure for the CryptoCore, and its integration with the remaining three units comprising the LWC core
- 5. reference VHDL code of an example CryptoCore for a dummy authenticated cipher with hash functionality, fully verified for correct functionality
- 6. universal testbench suitable for full verification of any implementation of an LWC core compliant with the proposed LWC Hardware API
- 7. universal test vector generator, based on the reference C implementations of the respective authenticated ciphers and hash functions.

In this document, we describe all these supporting materials one by one.

It should be stressed that implementations of authenticated ciphers and hash functions compliant with the LWC Hardware API can also be developed without using any resources described in this document, by just following directly the specification of the LWC Hardware API.

Depending on the personal or team preference, the designers can choose one of three major approaches:

- 1. using only the specification of the LWC Hardware API, and developing the entire design, hardware description language code, and verification framework from scratch
- 2. using only selected components of the Development Package, e.g., a universal test vector generator and a universal testbench
- 3. using all resources of the Development Package.

The more that the Development Package is used, the shorter the development time is likely to become. On the other hand, the obtained results, e.g., in terms of resource utilization, maximum clock frequency, latency, and throughput are likely to be very comparable, with only minor gains (typically only in terms of resource utilization) achieved by using Approach 1.

The users following Approach 1 are encouraged to read at least Chapters 2 and 7. The users following Approach 2 are encouraged to read additionally Chapter 6. Finally, the users following Approach 3 should consider getting familiar with the entire document. This document is, on one hand, a subset of the Implementer's Guide developed during the CAESAR competition [4], as all chapters devoted specifically to high-speed implementations have been eliminated. On the other hand, it also contains substantial extensions and updates compared to the CAESAR's Implementer's Guide, especially in Chapters 5 and 6. Hardware designers familiar with the CAESAR Development Package [5] and the associated Implementer's Guide [4] should consider reading Chapter 8 first.

# 2 Compliance with the Requirements for Fair Benchmarking

In this chapter, we focus on the requirements that have to be met for the code to be suitable for evaluation and ranking of candidates in the Lightweight Cryptography Standardization Process.

First and foremost, the design must meet all requirements formulated in the specification of the Hardware API for Lightweight Cryptography [2].

However, it is strongly recommended that the hardware description language (HDL) code meets the following additional guidelines:

- 1. The primary HDL code should be portable among multiple technologies and supported by a wide variety of tools. In particular, this code should be free of any vendor-specific constructs, directives, macros, primitives, etc. The code optimized for a specific subset of devices and/or tools of a particular vendor can be submitted as well, but it will be compared only with the code optimized in the same fashion.
- 2. The implementation should use only storage elements based on flipflops, rather than latches, which is necessary to ensure consistent analysis of maximum clock frequency and area. Flip-flops should be active on only one edge of the clock (preferably the rising edge of the clock).
- 3. Implementations should not use tri-state buffers or scan-cell flip flops.
- 4. Coding guidelines regarding reset (synchronous vs. asynchronous, active-high vs. active-low) vary between FPGAs and ASICs, as well as among various vendors. The designers have the freedom to apply different styles, including a hybrid approach, in which some portions

of the circuit treat the reset signal as synchronous and other portions as asynchronous. At the same time, the designers should be aware that this choice may affect the area, maximum clock frequency, and power consumption of their circuit. As a part of evaluating candidates in the NIST standardization process, verification and FPGA benchmarking will be performed under the assumption that the reset is by default synchronous and active high. In particular, our Development Package, containing portions of the code common for multiple ciphers/hash functions, as well as our universal testbench, will support only this type of reset. Other types of reset can be supported as non-default options, for verification and benchmarking using different tools and implementation targets (e.g., ASICs).

5. Each implementation should provide a comma-separated values (CSV) file of generic parameters and allowed combinations of their values. Each column should represent a generic parameter, and each row should be a legitimate combination of the generic values. Although this file is not used by the current version of the Development Package, it may be used in the future by the extended testbench and synthesis scripts to easily iterate over all possible variants of the submitted design.

The code that does not follow these guidelines, with the special focus on compliance with [2], may be flagged during the initial review process as not fully conforming to the requirements of the fair benchmarking process.

# 3 Top-level Block Diagram

Fig. 3.1 shows the proposed top-level block diagram of the LWC core, implementing an authenticated cipher with or without hash functionality, compliant with the LWC Hardware API. The top-level unit is made of four lower-level units called the PreProcessor, CryptoCore, Header FIFO, and PostProcessor. Ports with names marked in blue are optional. They include:

- ports used only by two-pass algorithms, used for communication between the CryptoCore and the Two-Pass FIFO
- hash and hash\_in ports used only by authenticated ciphers with the hash functionality, and
- the do\_last output, facilitating the communication with a potential follow-up AXI4-Stream Slave.

## 3.1 PreProcessor

The PreProcessor is responsible for the following tasks

- parsing segment headers
- loading keys
- passing input blocks to the CryptoCore, along with information required for padding
- keeping track of the number of data bytes left to process.




Figure 3.1: Top-level block diagram of the LWC core

It is assumed that padding is performed within the CryptoCore, based on the information provided by the PreProcessor. The signal bdi\_type specifies the type of data on the bdi\_data bus. Table 5.2 lists the encoding for different data types.

## 3.2 PostProcessor

The PostProcessor is responsible for the following tasks:

- clearing any portions of output words not belonging to the ciphertext or plaintext (invalid bytes are set to zero)
- generating the header for the output data blocks
- generating the status block with the result of authentication.

## 3.3 Header FIFO

The Header FIFO is a small  $4 \ge w$  FIFO that temporarily stores all segment headers that need to be passed to the output.

# 4 LWC Core Development

## 4.1 Introduction

The development and benchmarking of a lightweight implementation of a selected authenticated cipher, with or without hash functionality, can be performed using the following major steps, described in the subsequent chapters of this guide:

- 1. Develop the CryptoCore (Chapter 5)
- 2. Generate test vectors (Section 6.1)
- 3. Verify the LWC design using simulation (Section 6.2)
- 4. Verify the LWC desing using hardware testbeds (Section 6.3.2)
- 5. Generate optimized results for LWC using FPGA tools (Chapter 7).

## 4.2 The LWC Configuration

The entity declaration of LWC for lightweight implementations is available as a part of the Development Package in the file \$root/hardware/LWC\_rtl/LWC.vhd

There are two constants (W and SW) that can be changed to configure the external bus width. The default value for both is 32, as this provides the most flexibility for designers. The type of reset signal can switch from synchronous active-high(default) to asynchronous active-low to support ASIC development by setting ASYNC\_RSTN to true. These constants should be set in the corresponding package file

It is assumed that all other constants are not changed. Instead, all necessary configurations for the CryptoCore should be performed in the designspecific package file. For an example see:

\$root/hardware/dummy\_lwc/src\_rtl/v1/design\_pkg.vhd

In any case, the cipher specific constants TAG\_SIZE, HASH\_VALUE\_SIZE, CCSW, CCW, and the derived CCWdiv8 must be set there. They are needed and read by the LWC. As those constants are cipher specific, they have no default values, to ensure that the designer explicitly sets them.

Table 4.1 lists all expected parameters for LWC, PreProcessor, and Post-Processor. Deprecated constants are left for compatibility with the Cipher-Cores developed during the CAESAR competitions [6]. They should be left unchanged for any new designs.

Name Type		Default	Definition		
		Value			
Constants (set in design_pkg.vhd)					
TAG_SIZE	Integer	_	Size of AEAD-Tag		
HASH_VALUE_SIZE	Integer	_	Size of hash value.		
CCSW	Integer	_	internal key width (8, 16, 32).		
CCW	Integer	_	internal data width $(8, 16, 32)$ .		
CCWdiv8	Integer	_	CCW / 8		
С	<b>Constants</b> (set in NIST_LWAPI_pkg.vhd)				
W	Integer	32	external data width		
SW	Integer	W	external key width		
ASYNC_RSTN	Boolean	False	Asynchronous active low when true. Syn-		
			chronous active high when false.		
Depreca	<b>Deprecated constants</b> (set in NIST_LWAPI_pkg.vhd)				
TAG_INTERNAL	Boolean	True	Verification must be done by the LWC Core		

Table 4.1: LWC configuration

## 4.3 I/O Port Widths

Consistently with the specification of the LWC Hardware API the external I/O port widths (pdi/do and sdi) can be set to 8, 16, and 32 bits in the package NIST\_LWAPI\_pkg.vhd, using the constants W and SW. The internal

I/O port widths (bdi/bdo and key) are implementation specific an can be set to 8, 16 or 32 bits in the core configuration package design\_pkg.vhd, using CCW and CCSW.

The following combinations (w, ccw) are supported in the current version of the Development Package: (32, 32), (32, 16), (32, 8), (16, 16), and (8, 8). The following combinations (sw, ccsw) are supported: (32, 32), (32, 16), (32, 8), (16, 16), and (8, 8). However, w and sw must be always the same.

### 4.4 Limitations

The current implementation of the Pre- and PostProcessor do not support the following features:

- Ciphertext||Tag segment
- Intermediate tags
- multiple segments of the same type separated by segments of another type, e.g. header and trailer, treated as two segments of the type AD, separated by message segments.
- data blocks are never split across two segments as shown in Figs. 4.1, and 4.2.

Additionally, there is no error handling for protocol errors. However, in simulation, multiple assertions ensure that the simulation is stopped if an unexpected header or data type is received.




Figure 4.1: Correct way of splitting Figure 4.2: Incorrect way of splitblocks ting blocks

# 5 CryptoCore Development

## 5.1 Byte Order

All data is assumed to be represented in big endianness.

# 5.2 Interface

The interface of the CryptoCore is shown in Figure 5.1. Ports marked in blue are optional and used only if required. This approach allows the synthesis tool to trim the unused ports and the associated logic from the design, resulting in a better resource utilization.

Data input ports are limited to key and bdi (block data input). The key port is controlled using the handshake signals key\_valid and key\_ready. key\_update is used to notify the CryptoCore that it should update the internal key prior to processing the next message.

The bdi port is controlled using the bdi\_valid and bdi\_ready handshake signals.

The correct values of bdi\_valid\_bytes, bdi\_pad\_loc and bdi\_size for various numbers of valid bytes within a 4-byte data block are shown in Table 5.1, where:

- Case A: Either not the last block or the last block with all 4 bytes valid.
- Case B: The last block with 3 bytes valid.
- Case C: The last block with 1 byte valid.
- Case D: The last block with no valid bytes.




Figure 5.1: Interface of the CryptoCore.

The signal bdi\_eot indicates that the current BDI block is the last block of its type. This signal is used only when the type is either AD, Plaintext, Ciphertext, or Hash Message. The signal bdi\_eoi indicates that the current BDI block is the last block of input other than a block of the Length segment, a block of the Tag segment, or a block of padding.

The input and output data types are indicated by bdi\_type and bdo\_type using the encoding shown in Table. 5.2.

When processing authenticated encryption with associated data (AEAD), the input decrypt\_in informs the core whether the operation is encryption or decryption. The input hash\_in informs the core that a current operation is a hash, or an encryption/decryption.

It must be noted that all ports of the BDI control group and bdi are

Table 5.1: Values of the special control signals bdi\_valid\_bytes, bdi\_pad\_loc, and bdi\_size for the bdi bus with a width of 32 bits. *Byte Validity* represents the byte locations in bdi that were the part of input (AD, PT, CT, or hash message) before padding.

Byte/Bit Position		2	1	0	3	2	1	0
	Case A				Case B			
Byte Validity								
bdi_valid_bytes	1	1	1	1	1	1	1	0
bdi_pad_loc	0	0	0	0	0	0	0	1
bdi_size		1	0	0		0	1	1
		$\operatorname{Cas}$	e C	;	(	$\operatorname{Cas}$	e D	)
Byte Validity								
bdi_valid_bytes	1	0	0	0	0	0	0	0
bdi_pad_loc	0	1	0	0	1	0	0	0
bdi_size		0	0	1		0	0	0

synchronized with the bdi\_valid input. Their values should be read only when the bdi\_valid signal is high. The same scenario also applies to the BDO Control group and bdo, which are synchronized with the value of the bdo\_valid output.

The bdo port is controlled using the bdo\_valid and bdo\_ready handshake signals. bdo\_valid\_bytes is the encoding of the byte locations in bdo that are valid. It is used to clear any unused portion of bdo in the PostProcessor and uses the same convention as bdi\_valid\_bytes. The encoding is illustrated in Table 5.1. The end\_of\_block signal indicates the last word of an output block. bdo\_type is not evaluated by the PostProcessor, however, for future extensions, it is highly recommended to implement this feature. There is no penalty in terms of area, as it gets trimmed during synthesis.

The Tag Verification ports (msg\_auth\_\*) are used only during an authenticated decryption operation. The CryptoCore must provide msg\_auth to indicate its result and set msg\_auth\_valid to high until the PostProcessor is ready (msg\_auth\_ready is active).

The description of all *CryptoCore* ports are provided in Table 5.3. Ports related to the **bdi** control are categorized according to the following criteria:

**COMM** A handshake signal.

Encoding	Generic	Type
0001	HDR_AD	Associated Data
0100	HDR_PT	Plaintext
0101	HDR_CT	Ciphertext
1000	HDR_TAG	Tag
1100	HDR_KEY	Key
1101	HDR_NPUB	Npub
0111	HDR_HASH_MSG	Hash message
1001	HDR_HASH_VALUE	Hash value

Table 5.2: bdi\_type and bdo\_type Encoding

- **INPUT INFO** An auxiliary signal that remains valid until a given input is fully processed. Deactivation is typically done at the end of input.
- **SEGMENT INFO** An auxiliary signal that remains valid for the current segment. Its value changes when a new segment is received via the PDI data bus.
- **BLOCK INFO** An auxiliary signal that is valid for the current input block. Its value changes when a new block is read.

The description of all ports of the *Header FIFO* are provided in Table 5.4.

## 5.3 Handshakes

This section presents examples of handshakes. All ports in the figures of this section are represented by a blue and red color, for input and output ports, respectively.

The data on the buses is controlled using the handshake signals. The **\*\_valid** signals are set to high if the data on the corresponding bus is valid. If the module is ready to receive the data, the corresponding **\*\_ready** signals are set to high. These two handshaking signals operate independently.


Fig. 5.2 shows an example of loading a 128-bit key, for sw = 32. The key\_update signal indicates the update of the key. It is decoupled from key\_valid and key\_ready and stays high until the key is fully transmitted.

Name	Direction	Size	Description			
Data Input & Output						
key	in	ccsw	Key data			
bdi_data	in	ccw	Block data input			
bdo_data	out	ccw	Block data output			
		Key (	Control			
key_valid	in	1	Key data is valid			
key_ready	out	1	LWC core is ready to receive a new key			
key_update	in	1	Key must be updated prior to processing a new			
			input			
		BDI 0	Control			
bdi_valid	in	1	[COMM] BDI data is valid			
bdi_ready	out	1	[COMM] LWC Core is ready to receive data			
bdi_pad_loc	in	ccw/8	[BLOCK INFO] Encoding of the byte location			
			where padding begins.			
bdi_valid_bytes	in	ccw/8	[BLOCK INFO] Encoding of the byte locations			
		1.7	that are valid.			
bdi_size	in	ccw/8+1	[BLOCK INFO] Number of valid bytes in bdi.			
bdi_eot	in	1	[BLOCK INFO] The current BDI block is the last			
			block of its type. Note: Only applies when the			
			type is either AD, Plaintext, Ciphertext, or Hash			
			message.			
bdi_eoi	in	1	[BLOCK INFO] The current BDI block is the last			
			block of input other than a block of the Tag seg-			
half town		4	ment.			
bdi_type	in	4	[BLOCK INFO] Type of BDI data. See Table 5.2.			
decrypt_in	in	1	[INPUT INFO] 0=Encryption, 1=Decryption			
hash_in	in	1	[INPUT INFO] 0=Encryption/Decryption,			
			1=Hash			
			Control			
bdo_valid	out	1	BDO data is valid			
bdo_ready	in	1	PostProcessor is ready to receive data.			
bdo_valid_bytes	in	ccw/8	[BLOCK INFO] Encoding of the byte locations			
			that are valid.			
end_of_block	out	1	[BLOCK INFO] The current BDO block is the last			
		1	block of its type.			
bdo_type	out	4	[BLOCK INFO] Type of BDO data. See Table 5.2.			
			rification			
msg_auth	out	1	1=Authentication success, 0=Authentication fail-			
msg_auth_valid	out ·	1	Authentication output is valid			
msg_auth_ready	in	1	PostProcessor is ready to accept authentication re-			
			sult			

# Table 5.3: CryptoCore Port Descriptions.

Name	Direction	Size	Description					
	PreProcesor & FIFO							
din	in	W	Header info					
din_valid	in	1	data is valid					
din_ready	out	1	FIFO ready to receive data					
	PostProcesor & FIFO							
dout	out	w	Header info					
dout_valid	out	1	data is valid					
dout_ready	in	1	PostProcessor ready to receive data					
clk								
key ////////////////////////////////////	K[0]	( к[1]	К[2] ([К3]					
key_update								
key_valid								

Table 5.4: Header FIFO Port Descriptions.



key\_ready




Figure 5.3: Handshake example of loading Npub, for ccw=32

An example of loading a 128-bit Npub is shown in Fig. 5.3.

Figures 5.4 and 5.5 illustrate examples of loading 120-bit AD and 104-bit message respectively.

The same applies for hash messages with the exception of the empty hash message  $\epsilon$ . Figure 5.6 shows the handshaking for an empty hash message.




Figure 5.4: Handshake example of loading AD, for ccw=32, with data[3] containing the last 3 bytes of AD




Figure 5.5: Handshake example of loading a message, for ccw=32, with data[3] containing the last 1 byte for encryption mode

Finally, an example of a handshake for authentication is shown in Fig. 5.7. For every decryption operation, the PostProcessor will set the msg\_auth\_ready signal to indicate its readyness to accept verification result. The result should be provided by CryptoCore via msg\_auth and indicated that it's valid by msg\_auth\_valid.




Figure 5.6: Handshake example of an empty message for ccw=32




Figure 5.7: Handshake example for message authentication

## 5.4 Design Procedure

It is recommended that you start the development of the CryptoCore, specific to a given authenticated cipher, by using the code provided in the Development Package, in the folder

```
$root/hardware/LWC_rtl
```

In particular, the appropriate connections among the CryptoCore, the PreProcessor, the PostProcessor, and the HeaderFIFO modules are already specified in this code. A designer only needs to develop the CryptoCore Datapath and the CryptoCore Controller. The development of the CryptoCore is left to individual designers and can be performed using their own preferred design methodology. Typically, when using a traditional RTL (Register Transfer Level) methodology, the CryptoCore Datapath is first modeled using a block diagram, and then translated to a hardware description language (VHDL or Verilog HDL). The CryptoCore Controller is then described using an algorithmic state machine (ASM) chart or a state diagram, further translated to HDL. An ASM chart of the CryptoCore Controller typically contains the following states/steps:

- 1. Idle
- 2. Load (Process) Key
- 3. Load (Process) Npub
- 4. Wait AD
- 5. Load (Process) AD
- 6. Load (Process) Data
- 7. Output Data
- 8. Process Tag
- 9. Output/Verify Tag
- 10. Init Hash
- 11. Empty Hash
- 12. Load (Process) Hash Message
- 13. Output Hash Value

Depending on the implemented cipher some of the wait states might be omitted and some of the processing states might be extended to multiple states. An example ASM chart for the CryptoCore Controller is shown Fig. 5.8. As description in its entirety is too complex; this ASM is only intended to give a brief overview. For a more detailed view, a well commented dummy core is provided.

Idle After a new instruction or after reset, the Controller should wait for the first block of data in the *Idle* state. The CryptoCore should monitor the bdi\_valid and key\_valid for the first input.

Key Update If key\_valid is high, key\_update indicates whether the current key requires an update. If it does, the controller changes the state to *Load\_Key*. The key\_ready signal should be activated in this state if the CryptoCore is ready to receive. The deassertion of key\_update indicates that the complete key has been transmitted. Alternatively, if a counter is already in use by design (e.g. an address counter), it can be used to keep track of the received words. After a new key is loaded, the CryptoCore returns to idle.




Figure 5.8: A typical Algorithmic State Machine (ASM) chart of the CryptoCore Controller. Each shaded state in this diagram may need to be replaced by a sequence of states in the actual implementation of a complex authenticated cipher.

**AEAD or Hash** If bdi\_valid is high, the controller checks if a hash value generation or an authenticated encryption/decryption takes place, by inspecting the signal hash\_in. An authenticated encryption/decryption starts with loading the Npub in the *Load\_Npub* state. The calculation of a hash value starts with the initialization in the *Init\_Hash* state.

**Npub** The bdi\_ready signal should be activated in this state if the CryptoCore is ready to receive. Again, either a counter or the signal bdi\_eot can used to determine if all words of Npub have been received.

**AD** After processing the Npub, the controller moves to  $Wait\_AD$  to decide whether there are Associated Data at all, and if so further to  $Load\_AD$  to load and process the Associated Data.

**PT/CT** In the *Load\_Data* state, the circuit waits until the input data is valid (bdi\_valid=1), loads the data and then processes it in *Load\_Data*. Finally the corresponding plaintext or ciphertext is output.

**Tag generation** In the *Process\_Tag* state, the tag is calculated. Next, depending on the decrypt\_in signal either the tag is output in the state *Output\_Tag*, or the calculated tag is compared against the received tag in *Verify\_Tag* state.

**Hash** The calculation of a hash value is similar: Depending on the cipher, the internal state is initialized. If the hash value of the empty string  $\epsilon$  (bdi\_valid=1 and bdi\_size=0) is calculated, a single acknowledgment (bdi\_ready=1 in the state  $Empty_Hash$ ) is needed. For an non empty input, the input data is loaded and processed in the state  $Load_hash$ . Finally, the hash value is output in the state  $Output_hash_value$ . This state can be combined with the state  $Output_Tag$  if both outputs share the same size.

**Shortcuts and Extensions** Depending on the algorithm, additional processing may be required for the last block of data. This block can be determined using the end-of-type input (bdi\_eot). This signal is also used to move to the processing of the next data type. The bdi\_eoi indicates, that no further input is expected. In this case (A) the controller can progress to the *Process\_Tag* state directly.

### 5.5 Dummy Authenticated Cipher

An example design of the ligtweight CryptoCore, corresponding to a dummy authenticated cipher, dummy\_lw, is provided as a part of our distribution.

This example is aimed at presenting the behavior of the Pre- and Postprocessors for a typical CryptoCore. The dummy authenticated cipher is specified using the following equations:

$$AD = AD_1, AD_2, ..., AD_{n-1}, AD_n$$
(5.1)

$$PT = PT_1, PT_2, \dots, PT_{m-1}, PT_m$$
(5.2)

$$CT = CT_1, CT_2, ..., CT_{m-1}, CT_m$$
(5.3)

$$CT_i = PT_i \oplus i \oplus Key \oplus Npub$$
 (5.4a)

$$PT_i = CT_i \oplus i \oplus Key \oplus Npub \tag{5.4b}$$

for i = 1..m - 1.

$$CT_m = Trunc(PT_m \oplus i \oplus Key \oplus Npub, PT_m)$$
(5.5a)

$$PT_m = Trunc(CT_m \oplus i \oplus Key \oplus Npub, CT_m)$$
(5.5b)

$$Tag = Key \oplus Npub \oplus Len \oplus \bigoplus_{i=1}^{n-1} AD_i \oplus Pad(AD_n) \oplus \bigoplus_{i=1}^{m-1} PT_i \oplus Pad(PT_m)$$
(5.6)

where,

- $PT_i$  and  $CT_i$  are the plaintext and ciphertext blocks, respectively,
- $AD_i$  are the associated data blocks,
- $AD_{block\_size} = PT_{block\_size} = CT_{block\_size} = 128$  bits
- Pad(·) represents a 10<sup>\*</sup> padding operation applied to the last AD and/or the last plaintext block,
- $Pad(AD_n) = AD_n$  if  $len(AD_n) = block\_size$  else  $AD_n || 10^*$
- $Pad(PT_m) = PT_m$  if  $len(PT_m) = block\_size$  else  $PT_m ||10^*$

- Trunc(X, Y) truncates X to the size of Y,
- *i* is the 128-bit block number,
- *Key* is a 128-bit key,
- Npub is the 96 bit Public message number (nonce),
- Len = 64-bit associated data length (in bits) || 64-bit plaintext length (in bits).

For an XOR operation with inputs of different sizes, the smaller operands are appended with zeros to have the same length as the longest operand. The result has the length of the longest operand.

The design of the controller used in our dummy cores is based on the ASM chart discussed in the previous section.

The code of the Cipher Core is developed to work correctly with ccw=ccsw=8, 16, and 32.

### 5.6 Dummy Hash

An example design of the lightweight hash function, corresponding to a dummy hash implementation, dummy\_lw, is provided as a part of our distribution.

$$HASH\_VALUE = \bigoplus_{i=1}^{m-1} HASH\_MSG_i \oplus Pad(HASH\_MSG_m) \quad (5.7)$$

The following parameters are used:

- $HASH\_MSG_{block\ size} = 256$  bits
- $Pad(HASH\_MSG_n) = HASH\_MSG_n$  if  $len(HASH\_MSG_n) = block\_size$  else  $HASH\_MSG_n||10^*$
- The empty string  $\epsilon$  has  $HASH\_VALUE = 0$ .

The code of the CryptoCore is developed to work correctly with ccw=ccsw=8, 16, and 32.

# 6 Verification

## 6.1 Test vector generation (*cryptotvgen*)

The Python script called *cryptotvgen* and accompanying examples provide a framework to generate test vectors for any authenticated cipher based on the user's specified parameters. The script is located in the folder

\$root/software/cryptotvgen/cryptotvgen
and the examples of calling it with parameters specific to multiple authenticated ciphers in the folder

\$root/software/cryptotvgen/examples

The framework relies on the reference implementations of authenticated ciphers and hash function (including, but not limited to NIST LWC candidates), which can be placed in the following folders.

\$root/software/dummy\_lwc\_ref/crypto\_aead
\$root/software/dummy\_lwc\_ref/crypto\_hash

#### 6.1.1 Setup

In order to run *cryptotvgen*, you need to have the following installed in your system:

- gcc
- Python v3.6+

The below instructions describe how to install and configure these packages from scratch.

#### Linux

The following instructions assume the use of Ubuntu v18.04 or above for Linux. The latest version of MSYS2 is assumed for Windows.

```
### Install required tools
sudo apt install gcc python3 python3-pip;
pip3 install request;
### For MSYS2 user, python3-cffi package may not be available
### so the following instruction can be referred as a workaround.
pacboy -S libcrypt-devel
pacboy -S libffi-devel
CFLAGS=-I/usr/lib/libffi-3.2.1/include pip install cffi
### Install wheel
python3 -m pip install -e $root/software/cryptotvgen/.
### Test that the program has been installed
### by calling help
cryptotvgen -h
### Uninstalling cryptotvgen
python3 -m pip uninstall cryptotvgen
```

#### 6.1.2 Compiling shared libraries

```
### The following instruction provides a step-by-step guide into preparing a shared
library for use with cryptotvgen using prepare_src utility. The instruction
assumes that all build environment is setup correctly.
# Downloads SUPERCOP and make LWC candidates.
# Downloaded files and built shared libraries are located at ~/.cryptotvgen
cryptotvgen --prepare_libs
# If SUPERCOP is already downloaded. candidate_dir can be the location of SUPERCOP
or any other
# directory that contains crypto_aead or crypto_hash format.
cryptotvgen --prepare_libs <algorithm_name> --candidates_dir=/path
# Example
cryptotvgen --prepare_libs dummy --candidates_dir=$root/software/dummy_lwc_ref</a>
```

### 6.1.3 Adding a new library

A new software library, corresponding to a new authenticated cipher, can be added to our framework as long as it follows SUPERCOP software API. The user simply needs to place the code using the same structure as SUPERCOP (<algorithm\_class>/<algorithm\_name>/<implementation\_name>). Then, follow instructions provided in Section 6.1.2.

#### 6.1.4 Generating test vectors

It is recommended that the user understands the arguments of *cryptotvgen*, in order to properly create test vectors for the design under verification. The arguments to be used are the function of

- algorithm
- parameters of the algorithm (e.g., key size, block size)
- phase of verification.

As a result, basic knowledge of the target design, including the parameters of the algorithm and implementation, are required. While it is possible to generate test vectors using pure shell command syntax, this process is likely to be error prone due to the large number of available options. Instead, we recommend that the user create a Python script that utilizes *cryptotvgen* as a third party library in Python and then calls it using cryptotvgen(args).

Various examples of such Python scripts can be found in \$root/software/cryptotvgen/examples

An example of generating a set of test vectors for dummy\_lw is shown below:

```
### Generate test vectors for dummy_lw
cd $root/software/cryptotvgen/examples
# Create test vectors for dummylw
python3 dummy_lw.py
```

The user is encouraged to use the files

\$root/software/cryptotvgen/examples/dummy\_lwc\_\*.py
as templates and a starting point to create the customized script for the
targeted design.

The provided template contains a list of possible options for the majority of use cases. It must be noted, however, that the user must take into account the specific characteristics of the algorithm and design when generating these test vectors. Providing as much coverage as possible ensures that the design can withstand a real-world usage.

In particular, a typical process of verifying the functionality of an authenticated cipher module includes the following phases, devoted to the verification of:

- 1. Single AD and Message/Ciphertext Block
- 2. Random Inputs with Custom Selected Sizes
- 3. Empty Message, Empty AD, Basic Message/ID Sizes
- 4. Randomly Generated Test Vectors with Varying AD, Message, and Ciphertext Lengths.

Test vectors for these phases can be generated using the *cryptotvgen* options:

- 1. --gen\_single
- 2. --gen\_custom
- 3. --gen\_hash
- 4. --gen\_test\_routine
- 5. --gen\_test\_combined
- 6. --gen\_random
- 7. --gen\_benchmark

respectively, as illustrated in gimli24v1.py.

The choice of one of these phases can be accomplished simply by uncommenting the respective line of the script, e.g.,

#### ## PHASE 3: args = basic\_args + gen\_test\_routine

Please note that only for the --gen\_single option, the knowledge of the key, Npub, Nsec, AD, and Data sizes is required to generate test vectors. For all other cases, these sizes are inferred from the values of basic arguments (basic\_args), such as --io, --key\_size, --block\_size, etc., which need to be specified only once.

After the analysis using these most commonly used sets of option, the designer has the flexibility of generating his own verification strategy, based on the detailed knowledge and understanding of options of *cryptotvgen*. This additional verification may be necessary to cover the full functionality offered by the specific algorithm, especially in case of encrypting and decrypting multiple inputs of various sizes and internal compositions.

## 6.2 Hardware Simulation

Once test vectors are generated, copy them into your simulation folder or update generic properties in LWC\_TB.vhd to their paths appropriately.

Value	Description
G_MAX_FAILURES	Max test vector failures before
	halting simulation
G_TEST_MODE	See the Test modes tables
G_TEST_IPSTALL	Controls when PDI stalls in
	TEST_MODE 1 & 2
G_TEST_ISSTALL	Controls when SDI stalls in
	TEST_MODE 1 & 2
G_TEST_OSSTALL	Controls when DO stalls in
	TEST_MODE 1 & 2
G_LOG2_FIFODEPTH	Controls the FIFO Depth of for
	FPDI, FSDI, and FDO
G_PERIOD	Clock period during simulation
G_FNAME_PDI	Path to the PDI test vectors
G_FNAME_SDI	Path to the SDI test vectors
G_FNAME_DO	Path to the DO test vectors
G_FNAME_LOG	Output log file destination path
G_FNAME_TIMING	Log file when in TEST_MODE 4
G_FNAME_TIMING_CSV	CSV log file when in TEST_MODE 4
G_FNAME_FAILED_TVS	Log of test vectors that failed
G_FNAME_RESULT	Contains status of simulation run

Table 6.1: LWC\_TB.vhd Generics

Simulation is performed until the end-of-file is reached or the G\_MAX\_FAILURES

threshold is hit by mismatches between expected and actual output. A clock signal is deactivated when either of these two conditions is met.

Finally, in the practical experimental testing of any module, there is no guarantee that the input source will be ready with the new input whenever the module attempts to read it. Similarly, the destination circuit may not be always ready to receive the new output. These conditions must be comprehensively verified using simulation, before the experimental testing is attempted.

In our testbench, these conditions can be accomplished using the features of stalling input and stalling output. The rate at which the data is stalled can be configured using TEST\_IPSTALL (public input stall), TEST\_IPSTALL (secret input stall) and TEST\_OSTALL (output stall), expressed in clock cycles.

TEST\_MODE 4 was added in release v1.1.0 to support Measurement Mode. This mode is intended to aid designers with the verification of formulas for execution time. In this mode results are logged into a text file and csv file. The path of these files can be set by G\_FNAME\_TIMING and G\_FNAME\_TIMING\_CSV

These settings will only become active if TEST\_MODE is set to the value shown in Table 6.2.

Value	Description
0	No stall
1	Input & Output stall test
2	Input only stall test
3	Output only stall test
4	Measurement Mode

Table 6.2: Test modes

Finally, it must be stressed that the aforementioned verification is paramount to ensuring that the design can withstand a real-world usage, where the intermittent data transmission is very common. At the very least, the user should ensure that the design under verification is successfully validated when  $TEST\_MODE$  is set to 1.

## 6.3 Hardware Testing

#### 6.3.1 UART based Framework

An universal UART wrapper can be found at [7]. It contains a python script to parse the generated pdi.txt, sdi.txt, and do.txt, and send them to a UART. A VHDL module handles the UART communication and provides the pdi, sdi, and do ports. Figure 6.1 shows an example block diagram. This framework focuses on functional verification.




Figure 6.1: Example block diagram for functional verification.

#### 6.3.2 Pynq based Frameworks

The framework from [8] and its extended version from [9] comprise an open source, simple plug and play framework which enables testing of implementations of cryptographic algorithms on a physical System on Chip (SoC) hardware, namely the PYNQ-Z1 board. It is compatible with the CAE-SAR Hardware API and also with the LWC API. In addition to functional verification, the framework measures the run time, power and energy consumption, and allows for verification of the maximum clock frequency on real hardware.

The Processing System (PS) of Zynq SoC runs cryptotygen to generate test vectors. They are then send to the Programmable Logic (PL) and the results back read back, with the use of the Xilinx Direct Memory Access (DMA) to AXI4-Stream (AXIS) controllers. Run time of the core itself and including the overhead required to send data to and from the LWC core through DMA is measured through two hardware timers. It uses the XXBX Power Shim [10] and the Xilinx XADC of the SoC to measure power consumption. It supports on-chip power measurements and determining the maximum clock frequency using experimental testing.

This framework has been used successfully to locate errors in the HDL code of CAESAR candidates [8,9], preventing the corresponding implementations from running properly on the board. Even though the generation of primary timing and resource utilization results does not require experimental testing, the detected errors and the follow-up changes in the code may have influence on the final results. Additionally, experimental measurements of power consumption and maximum clock frequency can be used to verify the accuracy of the respective FPGA tools, and verifying the validity of assumptions used by these tools.




Figure 6.2: Block diagram for power and performance evaluation.

#### 6.3.3 Side-Channel Analysis Framework

The Flexible, Opensource workBench fOr Side-channel analysis (FOBOS) is designed to be an inexpensive side channel analysis setup that includes

a complete software package with programs for data acquisition and data analysis. In order to evaluate side-channel leakage of hardware platforms, FOBOS uses off-the shelf FPGA boards as control and device under test (DUT). Starting with version 2, to be released in Fall 2019, it supports the LWC API. Figure 6.3 shows the block diagram of FOBOS 2. The control board is a Basys3, which communicates with the PC via USB serial, sends test vectors to the DUT, provides the clock for the DUT and a trigger for the oscilloscope. FOBOS provides a wrapper for the "Function Core" to enable users to simply plug in their LWC core as shown in Fig. 3.1.




Figure 6.3: FOBOS 2 Block diagram.

Figure 6.4 shows a typical FOBOS 2 setup consisting of a Basys3 board as control, a CW305 Artix FPGA Target Board as DUT and a Picoscope for collecting the measurements.



Figure 6.4: Typical FOBOS 2 setup.

# 7 Generation and Publication of Results

Generation of results is possible for the LWC core and the CryptoCore. We recommend generating results primarily for the LWC cores. Benchmarking and reporting results for FPGAs should be performed using the most-recent low-cost families of FPGA devices from at least two major vendors, Intel and Xilinx. For Intel, such families include: Cyclone V and Cyclone 10 FPGAs and Cyclone V SoC FPGAs; for Xilinx: Artix-7 and Spartan-7 FPGAs, and Zynq-7000 All Programmable SoCs. The most recent versions of tools from the respective vendors should be used. Only final results obtained after placing and routing should be reported. In terms of optimization of tool options, for Xilinx FPGAs and SoCs, we recommend generating results using Minerva [11]. In case of ASICs, state-of-the-art libraries of standard cells should be used. Comprehensive results, generated after the respective submission deadlines for the HDL code, are expected to be made publicly available in the ATHENa Database of Results for Authenticated Ciphers [12] or an equivalent or extended database of results, focused on LWC candidates.

# 8 Differences Compared to the CAESAR Hardware API Development Package

Major differences between the proposed Development Package for Hardware Implementations Compliant with the Hardware API for Lightweight Cryptography and the Development Package for Hardware Implementations Compliant with the CAESAR Hardware API, defined in [5], are as follows:

### 8.1 Functionality

#### 8.1.1 API

In terms of the Minimum Compliance Criteria: a) One additional configuration, encryption/decryption/hashing, has been added on top of the previously supported configuration: encryption/decryption. b) On top of the maximum sizes of AD/plaintext/ciphertext already supported in the CAE-SAR Hardware API, two additional maximum sizes,  $2^{16} - 1$  and  $2^{50} - 1$ , have been added.

<u>In terms of the Interface</u>: An additional optional output, do\_last, has been added to the Data Output ports.

<u>In terms of the Communication Protocol</u>: a) In the Instruction/Status, an additional opcode value, representing hash function, has been added. b) In the Segment Header word, two additional Segment Type values, representing Hash Message and Hash Value, have been added.

#### 8.1.2 Support for Hashing

Hashing is fully supported. The PreProcessor has a new output signal hash to indicate, that the CryptoCore should execute a hash instruction. Correspondingly, there is a new type encoding "0111" for bdi\_type to indicate, that the bdi contains data to be hashed. An empty hash is indicated by bdi\_valid set to "1" and bdi\_size set to zero. The PreProcessor expects an acknowledgment read. The CryptoCore must set bdi\_ready to "1" for one cycle. The cryptotvgen also supports the generation of hash test vectors.

#### 8.1.3 Deprecated Features

The following features are not supported:

• Tag comparison in PostProcessor.

#### 8.1.4 Added Features

- Features added in version 1.1.0
  - Enhanced compatibility with VHDL Standards IEEE 1076-1993, IEEE 1076-2002, and IEEE 1076-2008.
  - Improved cryptotygen for easier install and use. See README.md.
  - Fixed incorrect EOI flag when a hash message is empty
  - Timing test mode in LWB\_TB.vhd enabled by setting G\_TEST\_MODE=4. This test mode reports cycles required for given message sizes outputting this data into a log and csv file specified by G\_FNAME\_TIMING and G\_FNAME\_TIMING\_CSV respectively.
- Prior feature differences compared to the CAESAR Hardware API:
  - Support different (w, ccw) and (sw, ccsw) combinations. The following new combinations are supported: (32, 32), (32, 16), and (32, 8). They can be used independently for w and sw.
  - The PostProcessor sets unused bytes in bdo to zero.
  - Multiple input and output segments for Ciphertext, Plaintext, and Hash Message are supported for lightweight implementations.

## 8.2 Internal Structure

The VHDL code of the PreProcessor and Postprocessor had a major code review to improve functionality, readability and code coverage. The toplevel module AEAD was renamed to LWC. The module CipherCore was renamed to CryptoCore.

#### 8.2.1 Configuration

The configuration was reordered: The CryptoCore (including the widths of the interface to the PreProcessor and PostProcessor) is configured in design\_pkg.vhd. The NIST\_LWAPI\_pkg.vhd contains all constants and functions for the PreProcessor and PostProcessor. Additionally the widths of pdi, sdi and do are configured here.

The generics G\_W and G\_SW in LWC are replaced by the constants W and SW. The configuration parameters PW and SW are replaced by CCW and CCSW.

### 8.3 Implementer's Guide

The Implementer's Guide was rewritten to reflect the changes. Additionally, some minor issues were fixed or clarified.

## Appendix A: cryptotvgen help



```
e.g. '../software/dummy_lwc_ref/lib'
(default: None, which means if candidates_dir option is
specified will use 'candidates_dir'/lib
and if neither candidates_dir nor lib_path are
      specified will use $HOME/.cryptotvgen/lib)
::::At least one of these parameters are required::::
   --aead <ALGORITHM_VARIANT_NAME>
      Name of a the variant of an AEAD algorithm for which to
generate test-vectors, e.g. gimli24v1
Note: The library should have been be generated previously
by running in '--prepare_libs'. (default: None)
   --hash <ALGORITHM_VARIANT_NAME>
::::Test Generation Parameters::::
   Test vectors generation modes (use at least one from the list
   Common notation and convetions:
  AD - Associated Data
  DATA - Plaintext/Message or Ciphertext
PT - Plaintext/Message
CT - Ciphertext
HASH - Message to be hashed
HASH_TAG - Message Digest
(*)_LEN - Length of data (*) type, i.e. AD_LEN.
Operation - 0: encryption, 1: decryption
H* - a string composed of multiple repetitions of the hexadecimal
distinct of the method of constitutions of the hexadecimal
          digit H (the number of repetitions is determined by the size
          of a given argument)
          All lengths are expressed in bytes.
  For Boolean arguments, 0 can be used instead of False, and 1 can be used instead of True.
  --gen_random N
                                     Randomly generates N test vectors with
                                     varying AD_LEN, PT_LEN, and operation (For use only with
      AEAD) (default: 0)
      generation.
                                     If one or more <variant_prefix> arguments are given, only
      will build
                                     all libraries.
                                     e.g. '--prepare_libs ascon' will only build all AEAD and
      hash variants
```

```
of "ascon*'
```

```
Automatic mode: If no '--candidates_dir' option is present
  it will
                                        download and extract reference
  implementations from SUPERCOP.
                       Subfolder mode: If '--candidates_dir' is specified, only
  candidates dir'
                                        (uses SUPERCOP directory structure)
See also '--supercop_version'
--supercop_version SUPERCOP_VERSION
'SUPERCOP_version to download and use.
   the SUPERCOP website. (default: latest)
                       This mode generates several the following sets of test
 -gen_benchmark
   vectors
                       1) generic_aead_sizes_new_key: encryption and decryption of
  the following sizes
                           using a new key every time. Also
  generic_aead_sizes_reuse_key
                           Format: (ad,PT/CT)
                            (5*--block_size_ad//8,0), (4*--block_size_ad//8,0),
  (1536,0), (64,0), (16,0)
  block_size_ad//8,4*--block_size)
                       (1536,1536), (64,64), (16,16)
2) basic_hash_sizes: (0, 16, 64, 1536, 4*--
  block_size_msg_digest//8,
                                              5*--block_size_msg_digest//8)
                       3) kats_for_verification: for i in range 0 to (2*--
  block_size_ad//8)-1
                                                       for x in range 0 to 2*--
  block_size//8)-1
                                             Encryption only
                       4) blanket_hash_test: 0 to (4*--block_size_msg_digest//8) -1
                       5) pow_*: Several sets of test vectors that are only one
                       Additional arguments to provide --aead, --block_size, and --
  block_size_ad.
                       Optional arguments --hash and --block_size_msg_digest allow
  for the generation
                        (default: False)
```

gen_custom_mode MOD	DE					
	The mode of te	st vector ger	neration ι	ised by the $\cdot$	gen	_custom
option.						
	Meaning of MOD	E values:				
	0 = All ra					
		test values.				
		FF*, Npub=0x5	55*. Nsec=	=0xDD*.		
		0*, PT=0xC0*;				
	2 = Same a	s option 1, e	except an	input is now	war	unning
	value	(each subsequ	uent byte	is a previou	us by	te
		ented by 1).				
	(default: 0)					
gen_custom Array	Randomly gener	ate multiple	test vect	cors, with ea	ach t	est
vector						
	specified usin					
		olean), DECR		ean), AD_LEN	, PT_	LEN or
		ASH (Boolean)				
	: 1s usea vectors.	as a separat	tor betwee	en two conse	CUTIV	'e test
	vectors.					
	Example:					
	gen_custom T	rue.False.0.2	20.False:0	0.0.0.24.Tru		
	Generates 2 te					
	create a new k	ey and perfor	rm an encr	yption with	a da	taset
that						
	has AD_LEN and					
24	second vector	pertorms a HA	ASH on a m	lessage with	HASH	LEN OT
24	bytes. (defaul	t. None)				
gen_hash BEGIN END		c. None)				
<u>801-110011 510111 115</u>	This mode gene	rates 20 test	t vectors	for HASH on	lv.	
	The test vecto					irray:
	[NEW_KEY (b	oolean), # 1	Ignored di	ie to hash o <mark>r</mark>	perat	ion
	DECRYPT (b	oolean), # 1	Ignored dı	ie to hash o <mark>r</mark>	berat	ion
	AD_LEN,		Ignored dı	ie to hash o <mark>r</mark>	berat	ion
	PT_LEN,					
	HASH (bo					
	The following					T
	[False , [False ,	False,	0,	0 1		True],
	[False,	False, False, False,	0, 0,	2		True], True],
	[False ,		0, 0,			True],
	[False,	False,	0,	4		True],
	[False ,	False,	0, 0,	5		True],
	[False,	False,	0, 0,			True],
	[False,	False,	0,			True],
	[False,	False,	0,	bsd-2		True],
	[False ,	False,	0,	bsd-1		True],
	[False,	False,	0,	bsd		True],
	[False ,	False,	0,	bsd+1		True],
	[False,	False,	0,	bsd+2		True],
	[False ,	False,	0,	bsd*2	,	True],

	[False, [False , [False,	False, False, False, False, False,	0, 0, 0, 0, 0, 0,	bsd*2+1 , bsd*3 , bsd*3+1 , bsd*4 , bsd*4+1 , bsd*5 , bsd*5+1 ,	True], True], True], True],
for	hash), and	associated da data block si hash).			
	Note that sdi.t Also, key_id = BEGIN (min=1,ma	0 for all has ax=22) determi	sh test vect	tors. arting test i	number.
	HASH=0> 2 = Same as value (	s the test veo ndom data cest values.	ctor generat	tion mode, wl input is now	here a running
	Example:				
	gen_hash 1 20	0			
	Generates tests	s 1 to 20 with	MODE=0.		
	gen_hash 5 5				
gen_test_combined	Generates test BEGIN END MODE	5 with MODE=1	l. (default	: None)	
AD and	This mode gener	ates 33 test	vectors for	r the common	sizes of
It also	PT that the hardware designer should, at a minimum, verify.				
	combines AEAD and hash test vectors into one set of test vectors, which are interleaved as encrypt, decrypt, and hash				
	The test vector [NEW_KEY (bc DECRYPT (bc AD_LEN, PT_LEN, HASH (bc The following p [True ,	polean), polean), polean)]:		ne following 0 ,	array: False],

	[False, [False, [True , [False, [False, [False, [False, [False, [False, [False, [False, [False, [False, [False, [True , [False,	True, True, False, True, True, False, True, True, True, True, True, True, True, True,	0, 0, 1, 1, 0, 0, 0, 1, 1, 1, 2, 2, 0, bsa-1, bsa-1,	0 0 0 1 1 2 1 1 3 2 2 4 bsd-1 bsd-1	> > > > > > > > > > > > > >	False], True], False], False], True], False], True], False], True], False], False], True], False], False],
	[False, [True , [False, [True , [False, [False, [True , [False, [True , [False, [False, [False, [False, [False, [False, [False,	True, False, True, False, True, True, False, True, False, True, False, True, False, True, False, True, True,	0, bsa, bsa, 0, bsa+1, bsa+1, 0, bsa*2, 0, bsa*2, 0, bsa*2+1, bsa*2+1, 0, bsa*3, 0, bsa*3, 0,	bsd-1 bsd bsd+1 bsd+1 bsd+2 bsd+2 bsd+2 bsd*2 bsd*2 bsd*2+1 bsd*2+1 bsd*3 bsd*3 bsd*3		True], False], False], True], False], False], False], False], False], False], False], False], False], False], False], True]]
and	bsd is the Note: key_id = BEGIN (min=1,ma END (min=1,max= MODE determines 0 = All rar 1 = Fixed t Key=0xF Ad=0xA0 2 = Same as value 0	ax=33) detern =33) determin s the test ve	size (block_ ash test vec nines the st nes the endi ector genera , Nsec=0xD* , HASH=0xF* except each	size). ctors. carting te ng test n tion mode c, input is	st n umbe , wh now	umber. r. ere a running
	gen_test_comb	oined 1 20 0				

	Generates test	s 1 to 20 wi <sup>.</sup>	th MODE=0.		
	gen_test_combined 5 5 1				
gen_test_routine BE	Generates test GIN END MODE This mode gene				cizes of AD
and	inis mode gene	rales lest v	ectors for i	Lhe common	SIZES OF AD
generated	PT that the hardware designer should, at a minimum, verify. Only AEAD test vectors are generated, hashes are not				
generated.	The test vecto	rs are speci <sup>.</sup>	fied using 1	the follow	ing array:
	[NEW_KEY (b DECRYPT (b AD_LEN, PT_LEN,	oolean), oolean), oolean)]:			
	[True ,		0,		, False],
	[False, [True , [False, [True , [False, [True , [False, [True , [False, [True , [False, [True , [False, [True , [False, [True , [False, [True , [False,	True, False, True, False, True, False, True, False, True, False, True, False, True, False, True, False, True, False, True, False, True,	0, 1, 1, 0, 0, 1, 1, bsa, bsa, bsa-1, bsa+1, bsa+1, bsa+2, bsa*2, bsa*3, bsa*3, bsa*4, bsa*4, bsa*4,	0 0 1 1 bsd bsd-1 bsd-1 bsd+1 bsd+1 bsd+2 bsd*2 bsd*2 bsd*3 bsd*3 bsd*4 bsd*4	<pre>, False], , False],</pre>
	[True , [False, where,	False, True,	bsa*5, bsa*5,	bsd*5 bsd*5	, False], , False]
and		associated of data block a			k_sıze_ad),
	Key=0x	=22) determins the test ve	nes the endi ector genera *, Nsec=0xD <sup>,</sup>	ing test n ation mode	umber.

	2 = Same as option 1, except each input is now a running value (each subsequent byte is a previous byte incremented by 1).				
	Example:				
	gen_test_routine 1 20 0				
	Generates tests 1 to 20 with MODE=0.				
	gen_test_routine 5 5 1				
gen_single MODE KEY	Generates test 5 with MODE=1. (default: None) NPUB NSEC AD PT Generate a single test vector based on the provided values				
of	all inputs expressed in the hexadecimal notation. (For use				
only	with AEAD)				
	Example: gen_single 0 5555 0123456 789ABCD 010204 08090A #Encryp gen_single 2 0 0 0 0 1212121 #Hash				
	Note: KEY, NPUB and NSEC must have size equal to the expected value. Exception: NSEC is ignorednsec_size is set to 0. All arguments must contain an even number of hexadecimal digits, e.g., 00 is valid; 0 is invalid.				
	IS_DECRYPT, KEY, NPUB, NSEC, AD parameters are ignored in				
HASH mode.	(default: None)				
:::::Optional Parameters Debugging options::	5:::::				
-h,help verify_lib	Show this help message and exit. This operation will verify the generated test vectors via the decryption operation.				
possible	Note: This option provides an additional check against				
-V,version -v,verbose	mismatch of results between encryption and decryption in the reference software. (default: False) show program's version number and exit Verbose for script debugging purposes. (default: False)				
: Algorithm and implemen	ntation specific options::				
io PUBLIC_PORTS_WID	TH SECRET_PORT_WIDTH				

```
Size of PDI/DO and SDI port in bits. (default: (32, 32))
                             Size of key in bits (default: 128)
Size of public message number in bits (default: 128)
Size of secret message number in bits (default: 0)
Size of authentication tag in bits (default: 128)
--npub_size BITS
 --nsec_size BITS
--tag_size BITS
--message_digest_size BITS
                             Size of message digest (hash_tag) in bits (default: 64)
--block_size BITS
                             Algorithm's data block size (default: 128)
--block_size_ad BITS Algorithm's associated data block size.
if unspecified. (default: None)

--block_size_msg_digest BLOCK_SIZE_MSG_DIGEST

Algorithm's hash data block size (default: None)

--ciph_exp Ciphertext expansion algorithm. When this option is set, the
                             block will have its own segment. This is required for a
                            Currently, we assume that PAD_AD and PAD_D are both set to 4
when this mode is used.
(default: False)
[requires --ciph_exp]
--ciph_exp_noext
                             Additional option for the ciphertext expansion mode. This
                             (i.e., does not make the ciphertext size greater than the
                             size) if the message size is a multiple of a block size. (
--add_partial
                             [requires --ciph_exp]
                             For use with --ciph_exp flag. When this option is set, a
                             bit will be set to 1 in the header of a data segment
                             if the size of this segment is not a multiple of a block
   AES COPA
Formatting options::
   encryption and
                             decryption. Tag is always omitted in the input to encryption
                             included in the input to decryption. In the expected output
```

<u>,</u>	encryption tag is always added last. In the expected output				
from	decryption only nsec and data are used (if specified). Len is always automatically added as a first segment in the input for encryption and decryption for the offline				
algorithms. for	Len is not allowed as an input to encryption or decryption				
	the online algorithms.				
	Example 1: msg_format npub tag data ad				
	The above example generates for an input to encryption: npub, data (plaintext), ad for an expected output from encryption: data (ciphertext),				
tag	for an input to decryption: tag, data (ciphertext), ad for an expected output from decryption: data (plaintext)				
	Example 2: msg_format npub_ad data_tag				
	The above example generates for an input to encryption: npub_ad, data (plaintext) for an expected output from encryption: data_tag (				
<pre>ciphertext_tag) ciphertext_tag)</pre>	for an input to decryption: npub_ad, data_tag (				
	for an expected output from decryption: data (plaintext)				
	<pre>Valid Segment types (case-insensitive): npub -&gt; public message number nsec -&gt; secret message number ad -&gt; associated data ad_npub -&gt; associated data    npub npub_ad -&gt; npub    associated data data -&gt; data (pt/ct) data_tag -&gt; data (pt/ct)    tag tag -&gt; authentication tag</pre>				
	Note: no support for multiple segments of the same type, separated by segments of another type e.g., header and				
trailer, message segments	treated as two segments of the type AD, separated by the				
offline	(default: ('npub', 'ad', 'data', 'tag')) Indicate that the cipher is offline, i.e., the length of AD				
and	DATA must be known before the encryption/decryption starts.				
If this added as	option is used, the length segment will be automatically				

```
a first segment in the input to encryption and decryption.
                          Otherwise, the length segment will not be generated for
                           encryption or decryption.
                            (default: False)
                          Minimum randomly generated AD length (default: 0)
Maximum randomly generated AD length (default: 1000)
--min_ad BYTES
--max_ad BYTES
--min_d BYTES
                          Minimum randomly generated data length (default: 0)
--max_d BYTES
                          Maximum randomly generated data length (default: 1000)
Maximum data block per segment (based on --block_size)
parameter (default: 9999)
--max_io_per_line COUNT
                           Maximum data length in multiples of I/O width in a data line
                           file. This option helps readability when a test vector is
   large.
                           If a user wants to limit a vector representation of data in
   a file
                           to a block size where a block size is 64-bit and I/O = 32-
                           the value should be set to 2 (32*2 = 64 \text{ bits}).
                           --io 32 --block_size 64
                           DAT = 000102030405060708090A0B0C0D0E0F
                           --io 32 --block_size 64 --max_io_per_line 2
                          DAT = 0001020304050607
DAT = 08090A0B0C0D0E0F
--pdi_file FILENAME
                           Public data input filename (default: pdi.txt)
--sdi_file FILENAME
                           Secret data input filename (default: sdi.txt)
--do_file FILENAME
                           Data output filename (default: do.txt)
                          Create a human readable file (tests_vectors.txt) for each test vector in the format similar to NIST test vectors used in SHA-3, i.e.:
--human_readable
                           Npub
                                                   # if --nsec_size > 0
# if AEAD
# if AEAD
# if hEAD
# if hash
                                     = HEXSTR
= HEXSTR
                           ΡT
                           (default: False)
```

```
:

[Experimental] CryptoCore options::

--cc_hls Generates test vectors for CryptoCore in C (used by HLS)

(default: False)

--cc_pad_enable Enable padding operation (default: False)

--cc_pad_ad PAD_AD_MODE

Associated data padding mode (default: 0)

--cc_pad_d PAD_D_MODE

Data input padding mode (default: 0)

--cc_pad_style PAD_STYLE

Padding style (default: 1)
```

## Bibliography

- [1] NIST, "Lightweight Cryptography: Project Overview," https://csrc.nist.gov/projects/lightweight-cryptography, 2019.
- [2] J.-P. Kaps, W. Diehl, M. Tempelmeier, E. Homsirikamol, and K. Gaj, "Hardware API for Lightweight Cryptography," Tech. Rep., Oct. 2019.
- [3] "CAESAR: Competition for Authenticated Encryption: Security, Applicability, and Robustness - web page," https://competitions.cr.yp.to/caesar.html, 2019.
- [4] E. Homsirikamol, P. Yalla, F. Farahmand, W. Diehl, A. Ferozpuri, J.-P. Kaps, and K. Gaj, "Implementer's Guide to Hardware Implementations Compliant with the CAESAR Hardware API, v2.0," GMU, Fairfax, VA, GMU Report, Dec. 2017.
- F. E. Homsirikamol, Ρ. Yalla. Farahmand, "De-5 and velopment Package for Hardware Implementations with CAESAR Compliant the Hardware API, v2.0," https://cryptography.gmu.edu/athena/index.php?id=CAESAR, Dec. 2017.
- [6] Cryptographic Engineering Research Group (CERG) at George Mason University, "Hardware Benchmarking of CAESAR Candidates," https://cryptography.gmu.edu/athena/index.php?id=CAESAR, 2019.
- [7] "TUMEISEC crypto implementation repository," https://gitlab.lrz.de/ tueisec/crypto-implementations/, git checkout.
- [8] M. Tempelmeier, F. De Santis, G. Sigl, and J.-P. Kaps, "The CAESAR-API in the Real World — Towards a Fair Evaluation of Hardware CAE-SAR Candidates," in 2018 IEEE International Symposium on Hard-

ware Oriented Security and Trust, HOST 2018, Washington, DC, Apr. 2018, pp. 73–80.

- [9] M. Tempelmeier, G. Sigl, and J.-P. Kaps, "Experimental Power and Performance Evaluation of CAESAR Hardware Finalists," in 2018 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2018, Cancun, Mexico, Dec. 2018, pp. 1–6.
- [10] Cryptographic Engineering Research Group (CERG) at George Mason University, "eXtended eXternal Benchmarking eXtension (XXBX)," https://cryptography.gmu.edu/xxbx/index.php, 2019.
- [11] F. Farahmand, A. Ferozpuri, W. Diehl, and K. Gaj, "Minerva: Automated hardware optimization tool," in 2017 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017. Cancun: IEEE, Dec. 2017, pp. 1–8.
- [12] Cryptographic Engineering Research Group (CERG) at George Mason University, "Authenticated Encryption FPGA Ranking," https://cryptography.gmu.edu/athenadb/fpga\_auth\_cipher/rankings\_view, 2019.